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1.0 FOREWORD
This is the final technical report for the work performed under contract
NAS8-20594, covering the period beginning 11 March 1966 and ending
31 January 1967. The contract was under the technical direction of
Mr. G.A. Bailey of the Applied Research Branch of the Astrionics
Laboratory, NASA, Marshall Space Flight Center.
2.0 REVIEW OF OBJECTIVES
The objective of this program was to determine the interface problems which
exist between plated wire memories and MOS (metal-oxide-silicon field effect
transistor) memory electronics. During the study phase of the contract
period the interface problems were defined and means for reducing or elimi-
nating them discussed. A feasibility breadboard memory system was fabri-
cated to demonstrate the use of MOS transistors for interfacing directly
with a plated wire memory.
3.0 INTRODUCTION
Metal oxide semiconductor (MOS) integrated circuitry has been heavily
investigated as a means of producing low cost, low power, highly reliable
digital computer logic circuits.
Plated wire elements have been investigated in a similar manner to pro-
duce the identical goals within the memory area.
While these separate efforts have proven successful, the large gray area
of memory electronics remained untouched. This interface area has been
thoroughly investigated during the study phase of this contract and it has
been shown feasible to design the memory electronics with MOS devices.
A spaceborne computer constructed of MOS circuitry and a plated wire
memory can provide considerable improvement in reliability over present
day computers.
The interface problems between plated wire memories and MOS devices
were determined, and solutions to these problems investigated and
evaluated. The most important interface areas are:
io Package compatibility between the plated wire stack and the
MOS devices.
2. Interconnection of the memory and MOS devices.
3. Interconnection of the various MOS functional blocks.
NAS8-20594-FR
4. Total reduction of interfaces and interface connections.
o Manufacturing compatibility of the plated wire and the MOS
devices.
6. Power and speed requirements.
Each of these areas is discussed in detail in the following sections of
this report.
Brief descriptions of the plated wire element and the MOS devices are
contained in the following paragraphs.
3.1 Plated Wire
A plated wire memory element consists of a plated wire with an orthogonal
current drive strap, as shown in Figure 1. Since the magnetic film has
a preferred orientation of magnetization in the circumferential or easy
direction, and exhibits a rectangular hysteresis loop, the two remanent
storage states are oriented either clockwise or counterclockwise. In
the axial or hard direction, the magnetization is reversible and linear.
During the READ mode a current passed through the word strap produces
a field which is parallel to the hard axis. This field rotates the stored
remanent magnetization from its circumferential direction into alignment
with the hard axis thereby inducing a voltage in the bit wire, which func-
tions as a sense line during the read operation. The polarity of the
induced voltage is dependent upon the direction of the remanent state.
When the word field is less than the film anisotropy, Hk, the removal of
the word current will permit the magnetization vector to fall back to its
original position. This constitutes a nondestructive readout (NDRO).
The conditions necessary for magnetization reversal by the application
of circumferential and axial fields to result in an NDRO memory may be
understood by referring to Figure 2. This figure is the Stoner-Wohlfarth
astroid (1} as corrected for the existing conditons of nonpure rotational
switching. Outside the astroid, reversible switching occurs. In between
are areas where the switching mechanism is not clearly defined, and the
extent of this area is a measure of the quality of the film. The smaller
the area, the better the film. For NDRO operation, the orthogonal
components (h w and h b) of the applied field H must each be within the
NDRO zone, and their simultaneous vector sum must also not exceed the
inner curve of the astroid. Not shown in Figure 2 are the effects of
2
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skew and dispersion which occur to some extent with all films. Skew is
the term used for the angle between the easy axis distribution median
value and some reference direction, while angular dispersion refers to
the angular dispersion around this median. Both these effects are
undesirable, and in effect reduce the effective working area for reversible
switching.
The output of a single plated wire bit is shown in Figure 3.
During the WRITE mode the bit current produces a circumferentially
oriented field. This field, when applied in coincidence with the word
field, will incline the magnetization in an axial magnitude and polarity
of the bit field. Subsequent removal of the word field aligns the net
magnetization in the proper bit field direction. The removal of the bit
field then completes the write cycle.
Figure 4 illustrates the write switching cycle using the idealized hyster-
esis loops of the easy and hard directions. The outer large loop results
from solely applying a bit current, and is the easy direction loop. The
inner linear curve results from the application of only an axial or word
field. The remaining third curve represents the magnetization charac-
teristics when both an axial and circumferential field are applied.
Assuming an initial condition of remanence at point 1, a circumferential
bit field (Hb) , less than the disturb value (Hd) , is applied resulting in a
flux change to point 2. With the addition of an axial field (Hw) , less than
the film anisotropy field (Hk) , the magnetization vector is inclined in a
direction established by the resultant field (Hr). This is indicated by a
flux change to point 3 on the inner loop. Removal of the axial field aligns
the magnetization in the circumferential direction established by the
bit field, and is shown as point 4 on the easy direction loop. Subsequently,
the circumferential field is removed and point 5 represents the new
remanent flux state. Flux reversal from point 5 to point 1 can be
described in an identical manner.
3.2 MOS Devices
Switching circuits are normally designed with enhancement mode MOS
transistors. These devices are normally off with zero gate voltage;
therefore, they act as on-off switches and require only a single supply
voltage.
NAS8-20594-FR
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Figure 5a shows the cross-section of a single MOS transistor. It consists
of a block of N type silicon called the "body" " - " ' "or suDstra_e , into which
P+ impurities have been diffused in two parallel strips called, respec-
l' 'l _ • 'l
tively, the "source and the cram . In operation, an induced P-region
known as the "channel" connects source and drain. The surface of the
silicon is covered by a protective layer of silicon dioxide formed during
the silicon planar process and etched away along the longitudinal axes
of the source and drain, exposing the silicon beneath. Metallic contacts
are deposited over the exposed silicon area in the source and drain.
The "gate" is a metallic conductor deposited over the oxide between the
source and drain and separated from the source, drain, and substrate
by the oxide.
If the gate, source, and substrate are grounded and a negative voltage
is applied to the drain, no current will flow between source and drain
since the drain-to-body P-N junction is reverse-biased. As a result,
the source and drain are isolated from each other. However, if a neg-
ative voltage is also applied to the gate, electrons are repelled from the
surface region of the silicon immediately beneath the gate and holes are
attracted to it. As the gate-to-source voltage, VGS, becomes more
negative, this surface region finally changes or "inverts", becoming
P-type instead of N-type. This inverted region, called the "channel",
provides a path for conduction of the charge carriers between the source
_17,_ drain so that, if th_ drain voltage is made appreciably more negative
than the source, current flows from source to drain. Before the surface
can be inverted to form a channel, the gate voltage must reach a certain
threshold value V T sufficient to neutralize surface charges. Typical
processing can achieve a V T of approximately -5V. Turn-on charac-
teristics of a typical MOS FET are shown in Figure 5b.
As the gate voltage VGS becomes more negative than VT, the channel
depth-- and hence conduction-- increases. For low currents, the channel
behaves like a normal ohmic resistance, and the device operates in the
linear region of its characteristic curve {Figure 5c), where the drain-
to-source current IDS is proportional to the drain-to-source voltage VDS.
As VDS becomes more negative, however, the current eventually levels
off or "saturates". The magnitude of current flow is now relatively
independent of the drain-to-source voltage.
Depletion mode MOSTs operate in a similar manner except for the
condition of zero gate voltage. Under this condition, the depletion mode
MOST is turned on and conducts a finite value of drain current. This is
due to the method of fabrication; a channel is formed in the device during
8
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
II NAS8-20594 -FIt
0466-26elA
I SOURCE ALUHI NUMSOURCE
GATE DRAIN CONTACT
i toT ALUMINUM
CONTACT
I OXIDE _
I
I CHANNEL % !.
j w: GATE|iDT,H
I SUBSTRATE r _ : GATELENGTH
toT: GATE OXIDE THICKNESS
I (a)
!
I TURN-ON CHARACTERISTICS AT 25"C DRAIN CHARACTERISTICS AT 25"CVos = VDs (VOLTS) Vm (VOLTS)
__o -,o ,,'-' o _ -- ,-_ ;:,_ ,o__:;i
.._j I_,- _.-"_ .5o E
I I I
I -,® l 1
(b) (c)
FIGURE 5. CROSS-SECTION OF MOS TRANSISTOR
AND ASSOCIATED CHARACTERISTIC CURVES
I 9
NAS8-20594-FR
the manufacturing process. It becomes necessary to reverse bias the
gate in order to reduce the drain current to zero. This reverse bias
causes the cross-sectional area of the channel to be reduced to zero;
hence the source and drain regions become back-to-back diodes and
only diode leakage current is present. The depletion mode device has
certain characteristics which make it more useful as an amplifier.
The more detailed characteristics of both the enhancement mode and
the depletion mode MOSTs are discussed in other sections of this report.
4.0 SUMMARY
A comparison of address selection methods using MOS transistors was
made. The interconnections were minimum where individual word
delvers were used for each line. The complete selection circuitry and
the associated word drivers are located on the same memory plane as
the word lines, hence reducing the stack interconnections considerably.
The circuitry interfacing with the plated wire elements was investigated
extensively. This consisted of the word driver and sense amplifier
circuits. The limitations of the MOS transistor as a high current
switching device were analyzed in terms of its geometry and operating
parameters. Data were presented to demonstrate that the projected
improvement in geometry and processing of the MOS transistor could
enable it to be used effectively as a word driver for a plated wire mem-
ory element.
The detailed analysis of an all-MOST differential amplifier was performed
to determine its limitations as a memory sense amplifier. The common
mode rejection capability, utilizing present devices, does not appear to
be sufficient for large common mode voltages, although the future fabri-
cation of devices with better control of gm and r d will certainly show
cons ide table improvement.
Both the word driver and the sense amplifier functions can be accom-
plished with MOS devices as will be demonstrated by the feasibility
memory to be fabricated during the next phase of the contract.
The reduction of interfaces within a monolithic MOST logic function was
investigated. Interconnections and crossovers are accomplished by the
10
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utilization of common diffused regions, diffused "tunnels", and multilayer
conductors. Materials and techniques for performing the interconnection
and insulation of conductors was investigated also. An additional reduc-
tion of interconnection interfaces can be accomplished by the utilization
of monometallic interconnection systems. The two most promising
approaches appear to be either an all aluminum system or an all gold
system. Interface interconnections are further reduced by the utilization
of the interconnection concepts developed under a separate contract for
use in the MICPAK packaging technique.
The complete selection circuitry for 16 word drivers was designed and
a possible chip layout configuration investigated. The selection circuit
consists of a four-stage F/F address register, decoding logic, word
drivers, and clock circuits.
The fabrication processes of single type MOSTs, and combinations of
MOSTs and bipolar transistors were investigated. The major process
steps are outlined within the text of this report. As the number of types
of devices increases, the complexity of the fabrication processes also
increases. The plated wire manufacturing process is discussed briefly,
showing the nonexistence of any manufacturing incompatibilities between
MOS Devices and plated wires.
The advantages of complementary MOST logic circuitry were investigated.
The major advantages over single type MOSTs are a significant increase
in operating speed and a considerable reduction in power dissipation.
The cycle time of a 1,000-word plated wire memory utilizing P channel
logic and N channel amplifier MOSTs was calculated to be 2.5 micro-
second with a power dissipation of approximately 45 watts.
A breadboard NDRO memory system was fabricated with 16 words of
two bits each. The electronics was constructed of all MOS transistors
and consisted of the address register, decoding logic, word drivers,
sense amplifiers, data register, and timing and control. The memory
operated at a clock rate of 100 kc.
11
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5.0 PACKAGE COMPATIBILITY BETWEEN THE MEMORY AND THE
MOS DEVICES
The plated wire memory elements and the MOS functional blocks are physi-
cally smaller than ferrite toroids and discrete transistors hence, they
can be very compatible when contained in the same package. During the
course of the study phase of this contract, no aspects of the overall
package revealed any incompatibilities between the memory and the MOS
devices. The memory organization and package configuration is dis-
cussed in more detail in the following paragraphs.
Several approaches to the memory organization were discussed in the
third monthly report. The most efficient organization is shown in
Figure 6. A 512-word 28-bit (26 active and 2 spares)is used for illus-
tration. The nine address bits from the processor are broken into two
groups. The five lower bits are used for word selection in each of the
16 selection circuits. The remaining four bits are decoded and used to
select the individual selection circuit. Each selection circuit module
contains a five-bit storage register, a decoding tree, and 32 word
driver MOSTs. Each word line has its own word driver device instead
of the normal selection diode. Each complete plane contains 128 mem-
ory words and all the associated selection circuitry. There is one
multilayer board for each stack which contains the timing and control,
module select, sense amplifiers, bit drivers, and any necessary buffer
circuitry required between the memory and processor.
The size of the memory .stack is dictated by the following parameters:
1. Sense wire spacing
2. Word line size and spacing
3. Sense line replaceability
4. Memory word expansion
5. External interface requirements
6. Grounding requirements.
The solution to the optimization of these parameters led to the design of
a multilayer memory plane on each side of two multilayer substrate
boards as in Figure 7. The substrate boards are hinged on the frame to
provide direct accessibility to the MOS functional blocks and sense wires.
12
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6.0 INTERCONNECTIONS OF MEMORY TO MOS DEVICES
The interconnection of the memory and the MOS devices involves both
electrical and mechanical interfaces.
The two major areas of electrical interfacing is the Word Driver and the
Sense Amplifier. The MOS word driver circuit has the responsibility of
generating current pulses of relatively large magnitude (200 to 400 ma)
and with fast rise times (typically 50 nanoseconds). The MOS sense ampli-
fier has the responsibility of detecting a very small signal (typically
5 millivolts) which occurs simultaneously with noise in the range of 50 to
200 millivolts and amplifying it to the voltage level required of the logic
circuitry. These two functions can be accomplished with MOS transistors
as will be shown in this section of the report.
The mechanical interface involves the reduction of interconnections and
the reduction of the intermetallic interfaces present in the remaining
interconnections. These are discussed in Sections 7 and 8.
6.1 MOS WORD DRIVER
The limitations of the MOS transistor as a high current switching device
can be analyzed in terms of its geometry and its operating parameters.
Any device used as a word driver must be capable of supplying a pulse
of 200 to 400 ma of current with a rise time or fall time of 50 nanoseconds,
since the readout of an NDRO plated wire memory element occurs during
both the rise and fall time of the word current pulse. The output can be
sampled at either time. The magnitude of the output is a direct function
of rise time or fall time which is about 50 nanoseconds for a reasonable
output. The word driver device considered during this phase of the pro-
gram is an enhancement type P chanl_el MOS transistor.
The MOS transistor parameters which have the greatest effect on the
word driver performance are as follows:
• Drain current: I D
• Input capacitance: C i
• Drain-to-Source "On" resistance: Ron
15
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• Power dissipation
• Device Size (area)
• Breakdown voltages.
The drain current must be of the magnitude of 200 to 400 ma to drive a
plated wire memory element. It is desirable to keep the input capaci-
tance as low as possible in order to obtain the fastest possible rise or
fall time of the gate-to-source input voltage. The drain "On" resistance
contributes to the 12 R losses, current regulator requirements, and
switching speeds. The maximum operating voltages are limited by
device breakdown voltages. The device size and power dissipation dic-
tates how many of these devices can be contained in a single integrated
circuit chip.
Drain Current
The equation for the drain current capability of a MOS transistor is
given by Sah (2) as:
I 2_
Pp c G VDS
ID = L 2 (VGs - VT) VDS 2 j in amperes (1)
where:
2
pp is the surface mobility of holes in cm /volt-second.
C G is the gate to channel capacitance in farads.
L is the gate length (separation of drain and source) in cm.
VGS is the input gate-to-source voltage in volts.
V T is the turn-on threshold of an enhancement type MOS transistor
in volts.
VDS is the drain-to-source voltage in volts.
The gate capacitance, C G is the parallel plate capacitance of the gate
electrode and the channel and is given as:
rLW
C G = 0 08842 pf
• to x
(2)
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where:
_r is the relative dielectric constant of the oxide
L is the gate length: cm
W is the gate width: cm
t is the oxide thickness: cm
OX
Substituting for C G, Equation 1 becomes:
= " L tox {VGs-V T} VDS amperes
The properties pp, Or, tox , and L are limited by the materials and
processing techmques used in manufacturing the MOS transistors.
Surface mobility, p, is a function of the conditions existing at the silicon
surface and within the gate oxide, which are very hard to predict and
control. (3, 4, 5, 6)
The cited references (2 through 6) indicate that the surface mobility of
cm
holes can vary from 94 to 204 volt-sec and the surface mobility of
2
cm
electrons can vary from 200 to 500 volt-sec" Therefore, an N channel
MOS transistor with similar geometry should be able to handle approxi-
mately twice the drain current.
The dielectric constant of the gate insulator is fixed as a result of the
use of silicon dioxide which has a dielectric constant of approximately 4.0.
Present processes use an oxide thickness, tox, of approximately i000 A,
in order to obtain theoretical breakdown voltages up to i00 volts. The
finished oxide surface is highly irregular, with many small areas which
are considerably less than the desired i000 A thickness. These are the
areas that limit the maximum usable gate voltage. This will also allow
an increase in device drain current.
The gate length, L, of available devices is nominally 5 microns. This is
an optimum value in keeping with present photolithographic techniques.
Without pushing the state of the art gate lengths of 3 microns can be pro-
duced, and future processes should reduce this to 2 microns.
17
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The gate-to-source threshold voltage, V T, is not an inherent property of
the basic material from which the MOS transistor is constructed, as is the
case of the bipolar transistor. The bipolar base emitter threshold voltage
is a function of the semiconductor material and doping. The MOS tran-
sistor threshold voltage is a function of the conditions existing at the
semiconductor surface and within the gate oxide. Since these conditions
are more a result of processing than material properties, the threshold
voltage varies considerably from device to device (7). (A typical MOS
transistor will have a value of V T equal to 5 volts with a +1.0 to +1.5-volt
tolerance. ) Therefore, the gate width, W, is by far the most practical
method used today to control the final current handling capability of the
MOS transistor.
I
I
f
I
I
The terminal characteristics of the optimum P channel word driver MOS
transistor are:
!
Drain to source voltage: -25 Vdc
Gate to source voltage: -25 Vdc
Gate to drain voltage: -25 Vdc
Gate to source threshold voltage: - 5 Vdc
I
I
Gate to source capacitance: 8 pf
Gate to drain capacitance: 5 pf
Drain to source capacitance: 5 pf
Drain to source "on" resistance: 12 ohms
This dictates a device with the following approximate geometrical
dimensions:
LGC =
LSO =
TGO x --
W G =
Chip size:
Length of channel = 2.0 microns
LDO = Length of entire Overlap of gate metalization over
source region = 2.0 microns
o
Thickness of gate oxide = 750 A
Width of gate (channel = 180 mils)
15 mils x 15 mils
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A presently available P-channel MOS transistor capable of handling a
maximum of 250 ma dc was examined in order to become more familiar
with the device geometry necessary to handle this magnitude of drain
current. (This device can handle current pulses in excess of 400 ma with
power dissipation being the limiting factor. )
The General Instrument Corp. MEM517A was chosen for this purpose.
The most important features of this device, other than the large value of
drain current are:
• Drain to source voltage: -30 Vdc
• Gate to source voltage: -25 Vdc
• Gate to drain voltage: -25 Vdc
• Gate to source capacitance: 16 pf
• Gate to drain capacitance: i0 pf
• Drain to source capacitance: i0 pf
• Drain to source "on" resistance: 30 ohms
• Gate length: 0.45 mil
• Gate width: 180 mils
• Chip size: 45 mils x 45 mils
Input Capacitance. The input capacitance of a MOS transistor, together
with the driving source impedance determine, to a great extent, the maxi-
mum switching speed of the drain current.
As discussed in the previous paragraphs, a MOS transistor capable of
handling the required word current will have a very wide gate region which
results in a large value of input capacitance (15 to 25 pf). The input capa-
citance consists of the active gate capacitance, the drain and source over-
lap capacitances, and the stray capacitance associated with the gate metali-
zation which extends out over the body where external contact to the chip
is made.
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The sum of these capacitances is given as:
Ci = C G + CGS + (A-l) CGD + CGB (4)
where:
C. = total input capacitance
1
C G = active gate capacitance (between gate and channel)
CGS = capacitance between the source and that part of the gate
electrode which overlaps the source region.
CGD = Capacitance between the drain and that part of the gate
electrode which overlaps the drain region.
(A-1)CGD = Miller feedback capacitance
CGB capacitance between that part of the gate electrode which
extends out over the silicon body (substrate) and provides
the bonding area for the external connection.
The locations of these capacitive elements within the silicon chip are
shown in Figure 8. The input capacitance measures approximately 25 pf
which is approximately equal to C i of Equation 4, including the Miller
effect. In current mode applications such as the word driver, the voltage
gain is normally very low, hence the Miller effect becomes negligible.
A MEM517A was cross-sectioned to determine its geometrical dimensions.
A schematic diagram of the device cross-section is shown in Figure 9.
The dimension designations and the measured values are:
LGM = Length of gate metalization = 12.5 micron = 9.5 mils
LOX Length of gate oxide = 7.5 microns = 0.3 mil
LGC = Length of channel = 3.5 microns = 0.14 mil
LSG 1 = LDG 1 = Length of lateral diffusion of source and drain
respectively under gate oxide = 2 microns = 0.08 mil
LSG 2 = LDG 2 = Length of overlap of gate metalization over source
oxide and drain oxide respectively = 2.5 micron
= 0.1 rail
2O
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LSO =
TGOX =
TSO x =
TDO x =
From these measurements,
are:
LDO = Length of entire overlap of gate metalization over
source and drain regions respectively {LsG 1 + LSG 2
and LDG 1 + LDG2} = 4.5 microns = 0.18 mil.
Thickness of gate oxide = 1000 A = 0. 004 mil
o
Thickness of source oxide = 1000 A = 0. 004 rail
o
Thickness of drain oxide = 1000 A = 0. 004 mil
the capacitive elements were calculated and
CGC = Gate to channel capacitance = 5.7 pf
CGS = Gate to source overlap capacitance = 7.2 pf
CGD = Gate to drain overlap capacitance = 7.2 pf
C = + + =20.1 pfin CGC CGS CGD
This value of Cin does not include the capacitance contributed by the gate
protection zener. Taking the zener capacitance into consideration, the
total input capacitance compares favorably with the measured value
{25.5 pf}. Since drain current is a function of gate to channel capacitance,
CGC, only a small part of the total input capacitance contributes to drain
current. The remaining capacitances are parasitic and degrading to
circuit performance and should be minimized as much as practical.
Tolerances associated with present day photolithographic techniques
result in the large values of overlap capacitances. Future improvements
should reduce this considerably.
The rise and fall times of the word driver drain current are a direct
function of the input capacitance Ci and the driving source impedance.
MOS transistors normally have negligible storage and delay times,
therefore the drain current follows the voltage applied to the gate elec-
trode. Since the driving source impedance is normally much greater
than the values of r D, r S, and rc, the equivalent circuit shown in
Figure 10 can be reduced to a lumped capacitance C i, as expressed by
Equation 4. The composite equivalent circuit of the driving source and
the MOS transistor can be represented by a simple RC network as shown
21
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in Figure ii. Once the word driver device characteristics have been
defined, the input capacitance becomes fixed. The maximum allowable
driving source impedance can now be determined. For example, to
obtain a word current rise and/or fall time on the order of 50 nanosec
with a single MEM517A requires a driving source impedance of:
Rgen
50 nsec
4 C.
1
-9
50 x 10
-12
4 x 25 x i0
= 500 ohms
This information can be used to de}ine the geometry of the MOS tran-
sistor which drives the word driver device.
Word Driver Test Circuit. A word driver circuit was implemented as
shown in Figure 12. The circuit was used to drive an actual plated wire
memory element. Information was stored on the wire by use of adc
writing technique where a current is passed through the plated wire in
either of two directions. A "i" or "0" is stored as a result of the
direction of current flow. The NDRO mode of reading was utilized and
the resultant output voltage waveform and the word current is shown in
Figure 13. The magnitude of I w was 400 milliamps and was controlled
by adjusting the supply voltage VDD 2. The output voltage was approxi-
mately 17 millivolts. The value can be expected to be reduced to 8 to
i0 millivolts under normal stack operating conditions where the stored
bit becomes disturbed and the output signal becomes attenuated. The
large rise time of the word current (I w) was a result of the RC time
constant associated with the 2.0 k ohm resistor and the input capacitance
of the MEM517As. Since the "on" resistance of the MEM520 is typically
250 ohms, the capacitance discharges very rapidly, and a 50 nanosecond
fall time of the word current is obtained. It is during this fast fall time
that the output of the plated wire is sensed. This circuit illustrates the
duty cycle problem inherent when only P channel devices are used. In
order to obtain the proper output voltage swing, the load resistor must
be at least i0 times as large as the "on" resistance of the active MOS
device. This results in a long RC time constant, hence a low duty cycle.
The use of complementary (N channel and P channel) enhancement mode
MOS transistors allows a more efficient circuit to be mechanized as
illustrated in Figure 14. The on resistance of both MOSTs is on the
order of 250 ohms, providing a short RC time constant during both turn-
on and turn-off of the word current transistor. The word current pulse
22
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and the output signal are shown in Figure 15. As can be seen the use of
complementary MOSTs allows the memory to operate at a faster cycle
time. The overall cycle time (including address and decoding logic) of a
large memory may be reduced from about 8 to i0 microseconds to about
2 to 4 microseconds.
6.2 MOS SENSE AMPLIFIER
The requirements of a circuit to amplify the small, high frequency out-
put of a plated wire memory stack into a usable logic level signal, can
be summarized as follows: Each data signal is typically a few millivolts
in amplitude and generally contains a fundamental of at least 20 MHz.
The amplifier must be capable of rejecting large common mode signals
both during and before signal time. The largest transient signal occurs
prior to "read-time" as a result of a preceding "write" or "store"
operation. Naturally, the circuit must recover from these input transients
in order to accept the next data output signal. Since the operating output
signals from a memory sense line cannot be predicted on a repetitive
basis, the amplifier requirements are more of a quasi-transient nature.
A common, straightforward approach to the design of this circuit is a
dc-coupled, differential amplifier. This approach minimizes the number
of associated discrete components, thus resulting in minimum inter-
connects and package size. Direct coupling the stages of the amplifier
also improves the recovery characteristics of the circuit. This improve-
ment is simply a result of the much lower inter-stage RC time constant.
As usual, however, a trade-off between this advantage and the dc offset
problem must be considered. Offset is a result of differences in the
linear region characteristics of the individual stage devices, i.e., in
the case of the FET' s the quiescent levels of the drains are important.
Naturally, the offset of one stage will affect the operating point of the
following stage. In all direct coupled differential amplifiers this problem
is minimized by matching devices; however, the remaining value is
referred to the input in order to evaluate its significance in the application.
The worst case memory stack output must be capable of overcoming the
amplifier' s input offset and provide enough signal to be amplified to the
detector to the trigger level.
Typical Amplifier Specifications:
Operating temperature range: -55°C to 125°C
Voltage supply tolerance: ±5 percent
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Voltage gain: 6000 to 8000 volts/volt
Operating frequency range: 0 to 20 mHz
Common mode rejection ratio: 1000 : 1 (to 1V)
Common mode frequencyrange: 0 to 20 mHz
Minimum input voltage range: 1 to 10 my
Offset (referred to input}: I mv
The most difficult specification to meet, using MOS devices,
is the common mode rejection ratio. To obtain common mode rejection,
a balanced circuit such as a differential amplifier is required. In a
differential amplifier the first stage must provide the common mode
rejection since differential signals at the output of the first stage that
are caused by common mode input signals are indistinguishable from
differential outputs caused by differential inputs. Therefore, the common
mode rejection ratio of a differential amplifier depends upon the symme-
try of the first stage of the differential amplifier. For the circuit shown
in Figure 16, it was shown in the 5th monthly report that the common
mode rejection ratio is limited by
where p is the average voltage gain, 5_ is the deviation of _ from the
average in each side. For a common mode rejection ratio of 1,000 the
change in voltage gain must be less than
l+p
1,000
5 r d 5 gm < 1 + #6_p_U= __ +
rd gm 1,000
The # is usually less than 30 so that
6 r d 6 gm5___ = + < 0.03
P rd gm
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Obtaining a three percent match in voltage gain is unrealistic at the present
time especially with an integrated MOST circuit. Other unbalances in cir-
cuit parameters will also decrease the common mode rejection ratio so
that a slightly tighter specification on _ would be required in an actual
circuit.
Another factor which affects the design is the bandwidth. For an MOS
transistor the maximum bandwidth is approximately.
1
f =
21r RL [Cds + Cdg+ Ci]
where Cds is the drain to source capacitance, Cdg is the drain to gate
capacitance, C i is the input capacitance to the next stage, and R L is the
load resistor. The approximate gain that can be obtained with one stage
is:
G = gm RL
The gain bandwidth product is
gm
GBW = Gf =
2_r[Cds + Cdg+ Ci]
Using typical values for Cdg, Cds, and C i of 0.5, 1.5 and 6 pf' s
respectively gives
GBW = (gm) (2) l010
For a bandwidth of 20 MHz
G = gmxl03
At the present time the transconductance is between 5 and 10 millimhos
for the values of capacitance that were assumed. The gain per stage is
between five and ten and RL _- 1 K _2. Thus at least four stages are
required, and probably five will be necessary, to meet the gain
requirements.
The above considerations indicate that a differential amplifier meeting all
the requirements listed is not feasible at the present time. Additional
effort in reducing the variations in the MOST parameters could lead to a
practical differential type sense amplifier.
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An approach to a sense amplifier which appears to be more practical is
shown in Figure 17. In this approach the desired common mode rejection
ratio is obtained with balum transformers. Obtaining the common mode
rejection in this way permits the use of a single-ended amplifier. To
obtain a gain of 8000, five stages are needed. Several features of the
single-ended amplifier are:
Biasing - an enhancement mode MOS transistor is easy to bias
with a single drain to gate resistor.
Drift - MOS transistors are noted for high drift rates. Therefore,
the dc gain must be much less than the ac gain. Two methods are
available for reducing the dc gain: ac coupling, and dc feedback.
AC coupling is shown in Figure 17 since dc feedback has the dis-
advantage of requiring the feedback path to have a very low cutoff
frequency. The low frequency break would occur at about i00 Hz.
DC feedback around each stage is an alternative method that could
be used, but it would require more parts that are more difficult
to integrate.
Strobing - a five stage sense amplifier would present problems in
strobing since each sense amplifier may have a different time delay.
The strobe pulse must arrive at the amplifier at the proper time to
block the read noise and pass the signal.
Recovery - an ac coupled sense amplifier requires time to recover
from large differential signals that occur during the "write" mode.
The recovery time depends upon the coupling capacitors and the
saturation impedance levels.
Assuming the gain and bandpass requirements could be met, the remaining
general problem areas are in interstage coupling, frequency stability,
and threshold drift. If the drift characteristics cannot be more closely
controlled, the amplifier would necessarily need to be RC coupled. As
previously mentioned, this coupling technique is undesirable where large
input transients can be expected. With the use of a more stable gate
insulation such as silicon nitride, the device' s drift characteristics may
be more closely controlled.
The gain-bandwidth (GBW) product may be increased by the optimization
of the device geometry. The gain-bandwidth product is given as (8).
gm
GBW - (7)
27rC
T
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where:
for a single stage amplifier: C T = CDG + CDS
for several cascaded stages: C T = CDG + CDS + CGS
It can be shown that the GBW product is inversely proportional to the gate
length. By reducing the gate length by a factor of 2; gin' and as a direct
result, GBW will be increased by a factor of 2. Other factors which can
be used to increase the GBW product are: N channel transistors have a
carrier mobility factor at the surface which is greater than that of a P
channel device by at least a factor of 2; gate-to-source overlap capaci-
tance can be minimized by the use of more accurate photolithographic
techniques; the gate-to-drain capacitance (which is the familiar Miller
feedback capacitance} can be minimized by using a depletion mode device
which has the gate electrode offset from the drain region; and drain to
source junction capacitance can be minimized by the reduction of the
drain surface area. The implementation of all these factors tend to
indicate that the GBW of a multistage MOS transistor amplifier could be
increased by a factor of 2 to 5. This should provide an N channel device
with the following parameters:
Breakdown voltages: 30 Vdc minimum
gin, transconductance: 12,000 pmhos
CDG, drain to gate capacitance: 0.1 pf
CDS, drain to source capacitance: 0.8 pf
CGS, gate to source capacitance: 3.4 pf
GBW, gain bandwidth product: 450 mc
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FIGURE 8. CROSS-SECTIONAL SCHEMATIC DIAGRAM OF A
MOS TRANSISTOR CHIP SHOWING THE LOCATION
OF CAPACITIVE AND RESISTIVE ELEMENTS
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where: rGS = Gate-to-Source oxide leakage resistance
CGS = Gate-to-Source capacitance (includes the capacitance
contributed by the extension of the gate contact region
and over the body).
I
I
C G = True Gate-to-Channel capacitance
r c = Channel resistance
CGD = Gate-to-Drain overlap capacitance
I
I
r --Dynamic drain resistance
d
r S : Resistance of source region and ohmic contact
r D = Resistance of drain region and ohmic contact
I
I
C D = Drain-to-Body (or source) capacitance I
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FIGURE 13. PHOTOGRAPH OF WORD CURRENT WAVEFORM AND
SENSE VOLTAGE WAVEFORM OBTAINED WITH THE
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7.0 INTERCONNECTION OF MOST LSIs AND PLATED WIRE
Once the interconnection system has been solved at the LSI chip level,
it becomes desirable to provide a compatible system of external inter-
connections so that circuit continuity is provided with a minimization of
metallic interfaces. The LSI interconnection system is discussed in
more detail in Section 8. The technique presently being developed is
compatible with an all-aluminum interconnection system.
Honeywell has developed a technique for depositing aluminum on a poly-
imide, "H", film* This development (partially funded by NADC and
RADC development contracts} has proven the feasibility of using vapor-
deposited aluminum conductors on a supporting polyimide film to perform
this interconnection. Polyimide film is similar to Mylar in properties
except it can withstand all process temperatures encountered in integrated
circuit assembly. The application of this technique to the interconnection
of integrated circuits is shown schematically in Figure 18. Briefly
stated, the process is:
1. Evaporate the conductor onto the film.
. Photoetch the desired interconnect pattern into the conductor
metal in a manner analogous to making flexible printed circuits.
. Bond the aluminum conductors on the film to the contact pads on
the chip using thermo-compression or ultrasonic bonding.
4. Electrically test the chip/lead film assembly.
5. Package completed assembly.
. Assemble the packaged circuits onto the anodized printed
wiring board (PWB) and attach the lead film conductors to the
pads on the substrate.
The use of a polyimide film as a lead support material is discussed in
Section 8.
".-"Manufactured by DuPont under the trade name of KAPTON.
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FIGURE 18. MONOMETALLIC INTERCONNECTION TECHNIQUE
FOR THE ELIMINATION OF CONDUCTOR INTERFACES
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Advantages of Film-Supported Leads - The principal advantages of this
technique are:
1. Elimination of flying leads gives support to leads.
. Prepositioning of leads, eliminating alignment of each
individual lead.
o Testing before assembly is packaged will substantially reduce
cost by eliminating rejects after packaging.
. Several chips can be attached to the lead film with intercon-
nections provided between chips as well as for external
connections. Circuit crossovers are the major limitation
on the number of chips that can be attached within a single
package.
. The film supported leads along with an anodized aluminum
printed wiring board provide a completely monometallic
interconnection system.
A plated wire memory plane can be assembled in the same manner as
shown in Figure 18. Sufficient space may be allotted on the printed
wiring board for the placement of the plated wires and word straps. All
the LSIs required for the operation of a single plane can be mounted
alongside the memory devices. The interconnection of the LSIs is pro-
vided by thin film aluminum conductors which have been deposited on
the anodized surface of the aluminum plate. By plating the ends of the
memory wires and word straps with a thin film of aluminum, an aluminum-
to-aluminum bond can be made between the memory wires and the PWB.
Therefore the interconnections between the MOST LSIs and the memory
wires is performed by a system completely free of bimetallic interfaces.
8.0 TOTAL REDUCTION OF INTERFACES AND INTERFACE
CONNECTIONS
The reduction of interfaces within the memory system envolves all of
the following areas:
1. The circuit organization and layout
2. The interconnection of MOS devices within a single chip
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3. The circuit package
. The interconnection of MOS circuitry and the plated wire
stack.
The first three areas are discussed in this section of the report and the
fourth area is discussed in Section 7.
8.1 CIRCUIT ORGANIZATION AND LAYOUT
The area allowing the most progress toward the reduction of interfaces
is the circuit organization and chip layout. Each MOS chip should con-
tain as much circuitry as practical, being limited only by power dissi-
pation and/or pinouts. The word driver selection circuitry is used to
describe how interfaces and interconnections can be reduced at the chip
level. The complete address selection circuitry (including address
register, decoding logic, word drivers, and clock circuits) for 16 words
is shown schematically in Figures 19 and 20. The selection circuitry
can be expanded to 32 or 64 words by utilizing larger area chips. The
circuit is constructed entirely of P channel MOSTs, all contained within
the same silicon chip. The address decoding is mechanized with both
series logic and parallel logic. The series decoding logic is illustrated
in Figure 19 where the four MOSTs associated with each address are
connected in series. The parallel decoding logic is illustrated in
Figure 20 where the four MOSTs are connected in parallel. The series
decoding has the advantage of requiring fewer MOSTs and less chip area
for its implementation.
The four-stage address register has been included as part of the selec-
tion circuitry for two reasons: (1) the total number of conductors into
the memory stack is reduced considerably and as a result the number of
interfaces and interconnections is reduced, (2) the drive requirements
imposed upon the address register are reduced considerably. A memory
plane will contain one of these modules for each 16 words and only one
wire for each address bit will be wired into the plane instead of one wire
per word, hence reducing interconnections considerably. An additional
logic signal will be required to select the proper module and this signal
is coupled into the "Module Select/Read Pulse" circuit.
The decoding logic will be relatively slow due to the high impedance of
the MOSTs used (the higher impedance MOSTs require less chip area),
hence the turn-on time of the output word driver would be much greater
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than the required 50 nanoseconds. The 50 nanosecond current fall time
is accomplished by the use of a high speed Read pulse which is gated
with the decoding logic and the module select signal to turn the word
driver off.
The first approximation to the chip size for a 16-word function is shown
in Figure 21. Each small block indicates the area required for the
respective circuit. It appears entirely feasible that the complete selec-
tion circuitry could be contained on a chip 190 mils by 225 mils. A
chip of this size can be produced with reasonable yields in the not too
distant future. The larger area chips required for 32 and 64 words
should become practical within the next two years.
The decoding logic was laid out
and 23. The individual MOSTs
lines. The layout is not drawn
It can be seen that the decoding
overs, which reduces potential
into more detail as shown in Figures 22
are shown along with the address signal
to scale and is used for illustration only.
logic can be mechanized with no cross-
interfaces within the chip.
8.2 REDUCTION OF MOST INTERFACES
The advent of large scale integration (LSI) allows complete functions to
be contained within a single chip. Chips containing 1,000 to 2,000 logic
type MOS devices become feasible. This reduces the number of inter-
connections significantly. For example, consider the selection circuitry
for 16 words shown in Figure 19. To implement this with normal integrated
circuits would require approximately 23 flat-packs of 14 leads each.
Fabrication of the complete circuit within a single chip reduces the num-
ber of external leads from 182 (for the 23 flat-packs) to 30 for the LSI
version, which amounts to a reduction of approximately 85 percent.
Increasing the complexity from 16 words to 32 words would allow an
even greater reduction. The intraconnections within a device of this
complexity is accomplished by a combination of:
Common diffused drain and source regions.
Diffused crossovers (crossunders or tunnels).
Multilayer interconnections on the passivated surface of the chip.
These are discussed in the following paragraphs.
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Common Diffused Regions. The MOSTs within the same logic gate may
be interconnected by a common diffused region. This is illustrated in
Figure 24a where the drain of Q4 and the source of Q3 are contained
within the same diffused region. This is also true of the drain and source
of Q3 and Q2 and the drain and source of Q2 and Q1. This same figure
compares the number of metal-to-silicon interfaces contained in a MOST
integrated circuit chip to that of a similar bipolar chip (Figure 24b).
There are three metal-to-silicon interfaces in the MOST chip and 18 in
the bipolar chip. This is a significant reduction.
11 -- IIDiffused Crossovers. These are sometimes referred to as crossunaers
or "tunnels". In even the simplest integrated circuit it is not always
possible to eliminate crossovers. This can be provided by a high con-
centration diffused region as illustrated in Figure 25. Two conductors,
,! ,, 1151,a and must cross each other. A P-type isolated region is diffused
in the chip during the source and drain diffusion. Contact windows are
opened over the left-hand and right-hand sides of the P region in the
SiO 2. Circuit continuity for conductor "a" "is provided by the diffused
P region, hence a "tunnel" is formed. Conductor "b" crosses over the P
region as shown and the insulation between " " "b"a and is provided by a
thin layer of SiO 2.
The disadvantages of the diffused crossover are increased series resist-
ance and increased stray capacitance. The sheet resistance of a typical
source and drain diffusion varies from approximately 100 to 200 ohms
per square. This can be reduced to less than 10 ohms per square by an
additional P+ diffusion step. The stray capacitance is contributed by the
junction capacitance between the P region and the N type subs,rate. Both
of these components tend to reduce circuit speed and increase power
dissipation.
Multilayer Interconnections. As the circuit complexity of the chip increases
all crossovers cannot be made with the above techniques. More than a
single layer of crossovers is required. The interconnections within an
LSI are comparable to those of present day multilayer boards. It then
becomes necessary to develop a microminiature version of multilayer
interconnections which can be deposited on the semiconductor surface
and made an integral part of the completed circuit. This required a
highly compatible system of metals and insulators.
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SHOWING THE DIFFUSED CROSSOVER TECHNIQUE
The problems associated with utilizing the bimetallic system of gold and
aluminum in the interconnection and packaging of transistors and inte-
grated circuits has compelled the industry to develop monometallic
systems. A monometallic system becomes even more desirable in the
development of multiple layers of conductors on the surface of the silicon
chip. The two most practical monometallic systems are all-aluminum
and all- gold.
Both of these systems are presently being successfully used by the semi-
conductor industry in the fabrication of transistors and integrated circuits.
The following paragraphs discuss some of the properties of the above
systems and some of the methods for providing insulation between con-
ductor layers.
Aluminum has the advantages of adhering well to silicon and silicon
dioxide. It is easily evaporated to form a wide range of layer thicknesses;
it is a good electrical conductor. It is easily etched with conventional
photoresist techniques. It can be bonded by either wedge thermocompres-
sion bonding or ultrasonic bonding, and is fairly corrosion resistant. (9)
Aluminum also has some shortcomings. A thin layer of oxide rapidly
forms on the surface of the aluminum conductor and this requires the
bonding process to be very precisely established and controlled to obtain
strong bonds between the aluminum film and the aluminum wire. Alum-
inum requires a completely hermetically sealed package since continued
exposure to air, moisture, and other contaminants causes a gradual
deterioration of the bonds and thin film conductors. It reacts with the
silicon dioxide surface to create inversion layers in the underlying
silicon which could be a problem in MOS devices. (The thickness of the
SiO 2 layer can normally be made thick enough so that the inversion
effects are negligible. )
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Gold has the advantages of being completely corrosion resistant, it is
easily bonded by thermocompression techniques; it is easily evaporated
or sputtered, it is a good electrical conductor; and it is easily etched. (9)
Gold, too, has its shortcomings. It does not adhere well to SiO 2 and it
reacts with silicon at the eutectic temperature of 370 °C. These two
problems make it necessary to have an underlying metal layer between
the gold and/or silicon and silicon dioxide. Molybdenum and chromium
are the two most practical choices. Either one forms a compatible sys-
tem with gold and silicon. The gold system, using molybdenum as the
underlying metal, is fabricated as follows. Molybdenum is deposited on
the semiconductor surface by either electron beam evaporation or
sputtering. Contact to the silicon is provided in those areas where
openings have been opened in the silicon dioxide. Gold is next evaporated
over the surface, making good contact with the previous layer of molyb-
denum. The interconnection pattern is formed by using conventional
photoresist techniques and a two step etching process.
The gold interconnect system is presently being pursued for use in LSI
circuitry requiring more _,,,_,, _ o_,_= _ _ _.v._,_,.,, o.
Types of insulating layers investigated and being pursued consist of both
organic and inorganic materials. Specifically, they are photoresist,
lead monoxide, and silicon monoxide.*
A limited amount of work was performed to determine the feasibility of
using photoresist as an insulting medium. A three to four micron film
of KTFR was applied to a standard metallized wafer and exposed without °
a mask. The coated wafer was vacuum baked at 250 ° C and then 20,000 A
of aluminum was evaporated over the surface. The completed wafer was
stored at high temperature to determine if the photoresist would provide
insulation between the aluminum layer on top and the metallized devices
below. After three days at 300 ° C, the insulation was still good. The
temperature was increased to 325 ° C, and at the end of 13 days short
circuits began to appear as a result of the decomposition of the photo-
resist. The results indicate that multilayer conductors using photoresists
for insulation are probably feasible at lower temperatures and thicker
insulating films.
The effort to use lead monoxide (PbO) as the insulating medium was
terminated because all of the etchants used to etch the aluminum conductors
also attacked the PbO. Aluminum conductors were used in the above
investigation because the process for the gold interconnection system
has not been completely established.
* This effort was supported by funds available under a separate contract.
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The present multilayer interconnection system being developed consists
of SiO as the insulating medium and gold as the conductors with chromium
or molybdenum as the underlying metal. The development is in such an
early stage that no conclusive results are available, but there are no
apparent reasons that the system cannot be perfected.
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8.3 AN INTERFACE-FREE PACKAGING CONCEPT
Introduction
A concept for the reduction of interface connections has been conceived
and investigated. The concept was implemented in the form of a molecular
integrated circuit package (MICPAK} which will interconnect many dis-
crete integrated circuit elements on a single substrate without introducing
undesirable interfaces normally found in more conventional packaging. *
In electronic circuit design, two dissimilar packaging interconnection
problems are evidenced by digital and analog circuits. In digital cir-
cuitry the power requirements are usually low, but the quantity and
complexity of interconnection systems can be very large.
Analog circuitry, however, frequently dissipates relatively large amounts
of power and presents problems in feedback and shielding, while having
straightforward simple interconnection systems.
In the MICPAK concept both of these areas are adequately considered.
The substrate is designed with a built-in, low resistivity ground plane
over which are routed the electrical circuit conductors formed by con-
ventional photoetch techniques used in the semiconductor industry. This
approach provides a comparable technology at the subsystem level to that
previously provided at the device components level. The conductor lead
inductance, capacitance to ground, resistance, etc., can be optimized
for each specific conductor in the circuit.
The material used for the substrate is a high density magnesium oxide
which has a layer of metal fused to it to form a ground plane and input]
output termination pads. Over this metal film is deposited a dielectric
film of silicon monoxide which serves to insulate the subsequent inter-
connection plane from the ground plane.
Processing of the various planes involved is accomplished by means of
photoetching techniques similar to those of the semiconductor industry.
A layout is made from which a graphic art drawing is cut to a high degree
of precision. This graphic art work is made 50 to 100 times scale and
reduced to photo emulsion on a glass plate. Figures 26 through 28 show
the substrate, SiC) and conductor layout drawings. The conductor plane
* A large part of this effort was supported by the NAVAL AIR DEVELOP-
MENT CENTER under contract number N62269-3118.
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FIGURE 28. CONDUCTOR LAYOUT
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is produced by evaporation of a metal film over the SiO which is then
etched to the required configuration. Where connection to the ground
plane is required the SiO will have previously been etched to produce a
window, when the conductor film is evaporated over the SiO the windows
will provide electrical connection from the circuit path to the ground
plane. Reliability of this connection is assured by alloying the two metals
at an elevated temperature.
The integrated circuit dice are mounted in the channels provided by the
substrate. The substrate channels are shown in Figure 26 and a cross-
sectional view of the mounted dice is illustrated in Figure 29. A
feasibility package containing an 8-stage binary counter is shown in
Figure 30.
Int e rconne ction Int e rfac e s
A significant failure mode in microcircuitry has been the connection
interface between the circuit path and the interconnection lead or con-
ductor. Although basic to electronic equipment fabrication, it is not
always recognized that a typical solder connection {Figure 31 shows
lead to printed circuit board conductor} has an interface between the
conductor and the solder, and another between the solder and the
component lead. In Figure 32 {which shows an actual photograph of an
eyeleted pc board} there are interfaces between the conductor to solder
to eyelet to solder to component lead. Since each interface constitutes
a connection, it is the number of interfaces which affect the reliability.
The considerable reliability improvement which has resulted from the
introduction of welded interconnection techniques is due in large measures
to the reduction in the number of interfaces. Figure 33 shows the weld
of a gold plated dumet wire and a nickel ribbon. Although a satisfactory
joint was made, an interface can be seen completely across the junction
and is typical for this type of interconnection technique. Thermal
compression bonding, another microattachment technique, has character-
istics similar to those of the welded technique as shown in Figure 34.
The number and type of interfaces determines the reliability.
A single NAND circuit was analyzed for various interface connection
techniques. For the soldered techniques, 130 interfaces existed; for the
welded techniques, 94 interfaces; and for an integrated circuit device
with thermal compression bonds, 14 interfaces were required to provide
connection to associated circuitry.
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Int raconne ct ions
In the development of semiconductor technology, a new term, intra-
connections, describes a process of connection of two or more points or
elements in a circuit in such a manner that the separate connection ele-
ments are diffused with NO INTERFACE or change in material composition.
The application of intraconnection techniques to subsystem packages
accommodating a variety of separate circuit devices or functions would
result in ultra-reliability previously available only within the single inte-
grated circuit device itself. This approach was pursued successfully by
producing a highly localized diffusion of the metal film used as the lead
wire to the circuit film on the device as substate. The object of the
diffusion bonding process is to cause the two individual conductor materials
to become homogeneous, that is, to become a single monometallic,
monolithic electrical conductor. This can be achieved by means of a
controlled selective diffusion process resulting from a very precisely
controlled cycle, using relatively thin films (5, 000 A - 100,000 _k).
The conductor material used is a high purity aluminum that is coated onto
a conductor support material. This is better understood by referring to
Figure 35 which shows a typical diffused joining of the two materials.
Figure 35a shows an aluminum conductor on a silicon substrate, and also
an aluminum conductor coated onto a conductor support. When the con-
ductor lead is molecularly joined to the conductor on the substrate, the
two materials (Figure 35b) diffuse with no detectable interface or compo-
sition change. Figure 36 is a microphoto of an actual sectioning of a
typical diffused junction produced at Honeywell by this method. No inter-
face is detectable; the material support-lead aluminum coating and sub-
strate conductor have fully diffused; and the lead-support material has
also alloyed with the conductor lead. The result is a highly reliable and
mechanically strong intraconnection.
Circuit Conductors
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The interconnection problem can be largely related to the problem of pro-
riding simple reliable crossovers. A crossover requires that circuit
paths occur on two planes. In a printed circuit board the two sides of a
board with appropriate feedthroughs provide this; in some miniature
packages a small wire jumper or flying lead provides the crossover. All
of these techniques however require interface connections and additional
processing steps. The circuit crossover is accomplished in MICPAK by
conductors located in the substrate channels.
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The channels in the substrate are pressed with the sides formed to a 45-
degree angle. This configuration allows the circuitry to be formed con-
tinuously both on the surface of the substrate and down into the channels.
At each device lead connection the conductor terminates on the substrate
at a termination pad. A crossover can therefore be effected by
approaching the channel, dropping over the edge and coming back up at
a suitable location. This way the circuit path actually occurs on two
planes but as may be seen from a top view, from a fabrication viewpoint
the circuit is produced in a single step operation with no requirement
for an interface since the conductor is continuous.
Interconnection "H" Plane Circuitry
With the die located in a channel a gap exists between the circuitry
terminal pads on the substrate and the terminal pads on the die. In
practice this gap is approximately 0. 010-inch in width and since the
conductor films are so thin, requires that they be adequately supported
over this area. The three major considerations are those of adequate
alignment of the conductor circuitry to the die terminations (i 6 termina-
tions on a die only 30 x 35 mils are possible}, consideration of the
thermal expansion characteristics, and diffusion bonding of the various
conductors. The conductor support film consists of a polyimide film
produced by DuPont called Kapton, or more frequently referred to as
"H" film. This material is noted for its inertness and stable high
temperature properties. The film is metallized and subjected to photo-
processing techniques to produce conductor circuitry which will
precisely align with that of the circuit die terminations and also those
of the substrate. In general the assembly process consists of diffusion
bonding the various die conductors to the "H" film, then mounting the
"H" film-die assembly and bonding film conductors to the substrate.
This assembly is illustrated in Figure 29. Although there are differences
in the coefficients of expansion of "H" film and the other materials, the
yield strength of the material permits its use over the temperature
range.
Diffusion Bonding
The technique utilized for forming the interface-free bond between the
dice and the interconnecting conductors is illustrated in Figure 37. It
involves placing the aluminum film side of the metallized H-film in
contact with the metallized silicon chip or substrate and simultaneously
applying heat and pressure. It is virtually the same as the classic
65
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thermocompression bond. The control parameters were found to be
as follows:
Substrate Temperature 360°C
Bonding Tip Geometry 0. 004-inch diameter
Bonding Time 10 to 15 seconds
The only source of heat was the substrate heater.
PackaGe Configuration
A complex subsystem package configuration will be defined primarily
by: (a) the complexity of the circuit devices and therefore the inter-
connection system, (b} the number of connections to the outside world
(other subsystems orpackages outside of the package proper), (c} the
area required for the conductor circuitry itself (this includes void areas
between circuit conductors}. These three items form an optimized
relationship to each other.
The complexity of the circuit device is related packaging-wise to the
area of the device and the quantity of lead terminations to the device.
These lead terminations will be related to the leads required to go to the
outside world and will frequently run to 50 or 100 leads for a 1 by 3/4-
inch size substrate. A consideration of individual wires or lead ribbons
placed serious handicaps on the construction, bonding, and yield of the
package. These lead terminations have been made an integral
part of the substrate package, providing electrical continuities through
the hermetic seal and since the metal is fused to the ceramic substrate
there is no danger of the conductor lifting and allowing leakage of the
package. A 70-lead package is illustrated in Figure 38.
Future Circuit Packaging
The interface-free techniques discussed above are applicable to the
packaging of Large Scale Integrated (LSI) circuits. LSIs are monolithic
integrated circuits containing typically 100 to 200 logic gating functions.
These monolithic chips can vary in size from 50 mils in a side to 500
mils on a side. By utilizing diffusion bonding of aluminum to aluminum
conductors deposited on "H" film complete LSIs can be packaged as
shown in Figure 18. The illustration uses a typical integrated
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circuit but the same concept applies to LSIs with 50 to 100 pinouts.
assembly process, briefly stated, is:
The
1. Evaporate the conductor onto the film.
2. Photoetch the desired interconnect pattern into the conductor
metal in a manner analogous to making flexible printed circuits.
3. Bond the aluminum conductors on the film to the contact pads
on the chip using thermocompression or ultrasonic bonding.
4. Electrically test the chip/lead film assembly.
5. Package completed assembly.
6. Assemble the packaged circuits onto the anodized printed
wiring board (PWB) and attach the lead film conductors to the
pads on the substrate.
The film supported leads along with the anodized aluminum printed wiring
board provides a completely interface-free interconnection system.
The use of LSIs and film supported leads increases the reliability of the
system considerably.
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9.0 MANUFACTURING COMPATIBILITY OF THE MAGNETIC WIRE
AND THE MOS DEVICES
The results of this contract have shown plated wire memories with MOS
electronics to be entirely feasible. Nowhere do the results indicate the
existence of any manufacturing incompatibilities between the plated wire
and the MOS devices. Instead, their manufacturing methods indicate a
very high degree of compatibility since each is produced by completely
separate and isolated processes. Both the plated wire and the MOS devices
are fabricated, tested, and assembled in their own subassembly prior
to being integrated into a working memory system. Each of the manufacturing
processes are discussed briefly in the following paragraphs.
9. 1 MOS MANUFACTURING PROCESS
The processes involved in the fabrication of N and P channel MOSTs, and
MOSTs with bipolar transistors are outlined briefly below. The discussion
begins with a simple single-type device and progresses to a complex chip
containing both N and P type MOSTs and isolated NPN bipolar transistors.
All MOSTs are considered to be enhancement mode devices unless otherwise
noted.
The basic steps in the fabrication of MOS monolithic subsystems and
conventional double-diffused integrated circuits are the same except that
(1) the sequence of steps is repeated less often in the MOS technology;
(2) the growth of an epitaxial crystal layer is omitted in the MOS; and
(3) only one diffusion is required rather than four as in the conventional
double-diffused process.
P Channel MOST. The cross-section of a P channel MOST is shown in
Figure 39. The N type starting material is normally in the range of
0884o42SB
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FIGURE 39. SKETCH OF P CHANNEL ENHANCEMENT
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3 to 20 ohm-cm, and the drain and source is normally diffused to a surface
concentration of 1017 to 1020 atoms/cm 3. The gate oxide is i000 to 2000 7_
thick and the gate threshold voltage varies from -3 to -6 volts. The threshold
voltage is difficult to predict accurately because it is a function of the
charges present at the surface and within the body of the silicon material.
These charges are a result of fixed impurity ions within the body, the
abrupt termination of the silicon crystalline structure at the surface, and
ions contained within the silicon dioxide above the channel region. The
process sequence for a P channel MOS device is described in the following
paragraphs.
The process starts with an N-type silicon slice which is first oxidized to
form a layer of silicon dioxide and then coated in a dark room with a photo-
sensitive material. This material is exposed to light through a high-
resolution mask. The portions not exposed are soluble and easily removed
by a solvent rinse. An etch is used to dissolve the silicon dioxide from
the areas not protected by the film of photosensitive material. The wafers
are then placed in a special high-temperature furnace containing an
atmosphere of gaseous boron (P-type impurity). The boron impurity diffuses
into the surface of the silicon wafer only where the oxide has been removed,
forming the P-type source and drain. Even at elevated temperatures the
oxide protects the surrounding areas from the dopants. A new layer of
oxide is formed over the exposed silicon areas of the source and drain
during the diffusion.
The desired oxide thickness in the gate region is obtained by removing
part of the oxide by the same masking and etching techniques. Portions of
the source and drain are then exposed by masking and etching, and a layer
of aluminum is deposited over the entire surface, contacting the exposed
silicon at the source and drain. The metal surface is then selectively
removed. Only the interconnection pattern, source and drain contacts,
and gate metallization are left.
Briefly, the process steps and the number of masks required in the
fabrication of the P channel MOST are:
i. Source and drain oxide removal (Mask No. i).
2. Source and drain diffusion.
3. Gate oxide formation (Mask No. 2).
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4. Source and drain contact oxide removal (Mask No. 3).
5. Metallization (Mask No. 4).
N Channel Enhancement Mode MOST. The fabrication of enhancement
mode N channel MOSTs can be accomplished by either of two approaches:
(1) the starting material is relatively low resistivity (0.2 to 0.5 ohm-cm)
and the source and drain are diffused as shown in Figure 40; (2) the
SOURCE GATE DRAIN
O861S-428B
FIGURE 40. SKETCH OF N CHANNEL ENHANCEMENT
MODE MOST CHIP USING P TYPE STARTING MATERIAL
starting material is high resistivity (10 ohm-cm) N type with diffused P
type isolation regions for location of the N channel MOSTs as shown in
Figure 41. Both of these approaches provide a surface concentration in
SOURCE GATE BRAIN
N N
086e-430B
FIGURE 41. SKETCH OF N CHANNEL ENHANCEMENT MODE
MOST CHIP USING N TYPE STARTING MATERIAL
the P regions greater than 5 x 1016]cm 3, which is necessary to prevent
the formation of undesirable inversion layers. The process steps for the
first approach (P type starting material) are:
i. Source and drain oxide removal (Mask No. i).
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2. N type source and drain diffusion.
3. Gate oxide formation (Mask No. 2).
4. Source and drain contact oxide removal (Mask No. 3).
5. Metallization (Mask No. 4).
The process steps for the second approach (N type starting material) are:
i. Isolation region oxide removal (Mask No. i).
2. P type isolation diffusion.
3. Source and drain oxide removal (Mask No. 2).
4. N type source and drain diffusion.
5. Gate oxide formation (Mask No. 3).
6. Source and drain contact oxide removal (Mask No. 4).
7. Metallization (Mask No. 5).
N Channel Depletion Mode MOST. The fabrication of depletion mode N
channel MOSTs requires a P type surface concentration of<< 5 x 1016/cm 3.
This allows the channel region to automatically invert to an N type surface,
hence a depletion mode device is formed. The entire P type surface will
also invert, generating leakage paths between source and drain of the same
device and between devices on the same chip. This can be avoided by the
fabrication technique illustrated in Figure 42. Here a P+ guard band with
a surface concentration of greater than 5 x 1016/cm 3 is diffused around
each source and drain to terminate any inversion layers that may be
formed. A P type concentration greater than 5 x 1016/cm 3 is sufficient
to prevent inversion of the surface to N type. The process for fabricating
depletion mode N channel MOSTs is:
i. Guard band oxide removal (Mask No. i).
2. P type guard band diffusion.
3. Source and drain oxide removal (Mask No. 2).
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FIGURE 42. A DEPLETION MODE N CHANNEL MOST 
UTILIZING A P+ GUARD BAND FOR CONTROLLING 
SURFACE INVERSION BETWEEN SOURCE AND DRAIN 
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4. N type source and drain diffusion.
5. Gate oxide formation (Mask No. 3).
6. Source and drain contact oxide removal (Mask No. 4).
7. Metallization (Mask No. 5).
P Channel MOST With Common Collector NPN. The cross-section of a
chip containing P channel MOSTs and common collector NPN bipolar
transistors is shown in Figure 43. Using N type starting material, the
SOURCE GATE DRAIN
P P
0866-4|8B
COLLECTOR _F
/
FIGURE 43. SKETCH OF P CHANNEL MOST AND BIPOLAR NPN
TRANSISTOR (COMMON COLLECTOR) IN THE SAME CHIP
process steps for the fabrication of this device are:
.
2.
3.
4.
5.
6.
7.
Source, drain, and NPN base oxide removal (Mask No.
P type source, drain, and NPN base diffusion.
NPN emitter oxide removal (Mask No. 2).
N+ emitter diffusion.
Gate oxide formation (Mask No. 3).
Contact oxide removal (Mask No. 4).
Metallization (Mask No. 5).
1).
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P Channel MOST With NPN. A more versatile combination of MOSTs and
bipolar transistors is illustrated by the chip cross-section shown in
Figure 44. Here each bipolar transistor contains its own collector region.
OOQSo428E
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FIGURE 44. SKETCH OF ISOLATED P CHANNEL MOST AND
NPN BIPOLAR TRANSISTOR IN THE SAME CHIP
Using P type starting material and all-diffusion techniques, the process
steps for the fabrication of this device are:
I. NPN collector and MOST isolation region oxide removal (Mask No. I).
2. N type collector and MOST isolation diffusion.
3. Source, drain, and NPN base oxide removal (Mask No. 2).
4. P type source, drain, and NPN base diffusion.
5. NPN emitter oxide removal (Mask No. 3).
6. N+ emitter diffusion.
7. Gate oxide formation (Mask No. 4).
8. Contact oxide removal (Mask No. 5).
9. Metallization (Mask No. 6).
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Complementary MOSTs. The integration of both N and P type MOSTs
within the same chip is illustrated by the cross-section shown in Figure 45.
0866-42BB
SOURCE GATE GATE OqAIN
N P
FIGURE 45. SKETCH OF COMPLEMENTARY P CHANNEL AND
N CHANNEL MOSTs IN THE SAME CHIP
The desirability of complementary MOSTs is discussed in another section
of this report. The simplest fabrication process uses N type starting
material and is:
i. N channel isolation region oxide removal (Mask No. i).
2. P type isolation diffusion.
3. P channel source and drain oxide removal (Mask No. 2).
4. P type source and drain diffusion.
5. N channel source and drain oxide removal (Mask No. 3).
6. N type source and drain diffusion.
7. Gate oxide formation (Mask No. 4).
8. Contact oxide removal (Mask No. 5).
9. Metallization (Mask No. 6).
The parameters of each type of MOST can be improved at the expense of
additional process steps in the formation of the channels, gate oxide, and
the metallization. This would require at least two additional masking
operations.
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Complementary MOSTs and Bipolar NPNs. The fabrication of comple-
mentary MOSTs and bipolar NPN transistors within the same silicon chip
can be accomplished by either of two approaches:
All diffused.
I
I
I
Epitaxial diffuse d.
The all-diffused approach is shown in Figure 46.
BASE EMITTER COLLECTOR SOURCE GATE
This process can provide
0866_428B
SOURCE ORAIN
FIGURE 46. SKETCH OF COMPLEMENTARY MOSTs AND
NPN BIPOLAR TRANSISTOR IN THE SAME CHIP
functions with the capability of high operating speeds and low power dissi-
pation.
1.
2.
The process uses a P type substrate and the steps are:
Oxide removal for NPN collector and MOST isolation (Mask No.
N type diffusion.
1).
I
I
I
I
I
I
I
I
o Oxide removal for NPN base, N channel MOST isolation, and
P channel source and drain (Mask No. 2).
4. P type diffusion.
5. Oxide removal for NPN emitter and N channel source and
drain (Mask No. 3).
6. N+ type diffusion.
7. Gate oxide formation (Mask No. 4).
I
I
I
8. Contact oxide removal (Mask No.
9. Metallization (Mask No. 6).
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The epitaxial diffused approach is shown in Figure 47. This approach
0866-428B
I_ I i i r----'_ b r"
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FIGURE 47. SKETCH OF COMPLEMENTARY MOSTs AND
A HIGH CURRENT NPN BIPOLAR TRANSISTOR IN
THE SAME CHIP CONSTRUCTED OF EPITAXIAL MATERIAL
provides a function with the capability of higher operating speeds, lower
power dissipation, and higher current NPNs than the all-diffused approach.
The process utilizes a P type substrate with an epitaxially grown N type
layer. An N+ buried layer and a deep N+ diffusion is used to reduce the
saturation resistance of the NPN. The process steps required for the
fabrication of this device are (starting with the P type substrate):
1. Remove oxide in N+ buried layer regions (Mask No. 1).
2. Diffuse N+ buried layer.
3. Grow N type epitaxial layer.
4. Grow oxide over entire surface.
5. Remove oxide for isolation regions (Mask No. 2).
0. P type isolation diffusion.
7. Remove NPN collector contact oxide (Mask No. 3).
8. Deep N+ diffusion.
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. Remove oxide for P channel source and drain, and NPN base
(Mask No. 4).
I0. P type source, drain, and NPN base diffusion.
ii. Remove oxide for N channel source and drain, NPN emitter,
and NPN collector contacts (Mask No. 5).
12. N+ type diffusion.
13. Gate oxide formation (Mask No. 6).
14. Contact oxide removal (Mask No. 7).
15. Metallization (Mask No. 8).
The parameters of each component can be improved at the expense of addi-
tional process steps in the formation of the channels, gate oxide, and the
metallization. The fabrication of the above device presents a very diffi-
cult task in the area of process control, but the end result is a very effi-
cient circuit.
The use of epitaxial material in the fabrication of any of the previous
devices will result in considerable improvement in device parameters.
9. 2 PLATED WIRE MANUFACTURING PROCESS
A flow chart of a plated wire manufacturing process is shown in Figure 48.
The steps listed show a representative process, which is only one of
numerous processes which can be utilized. A photograph of the Aero-
Florida magnetic wire plater is shown in Figure 49.
The plating process begins with a spool of beryllium-copper (Be-Cu) wire
5 mils in diameter. The wire moves continuously through each process
step and is cut into definite lengths after the final on-line anneal step.
The wire first goes through several surface conditioning and cleaning
steps prior to receiving an electrodeposited film of pure copper. The
wire is now ready for the plating of the magnetic film. This is accom-
plished by a Honeywell developed process which precisely controls the
materials composition, rate of deposition, film thickness, and magnetic
p rope rtie s.
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Within the plating system, provisions are made for continuous testing of
the magnetic properties. These tests include measurement of H c (coercive
force), H k (anistropy constant), dispersion, and skew.
Honeywell can also perform pulse tests for storing information, digit
disturb, and nondestructive readout level in an on-line tester which is part
of the plating system. Post deposition anneal is performed after plating
and initial test.
An off-line tester, Figure 50, consists of high quality commercial
laboratory equipment for pulse testing the wire and selection of wire which
meets the necessary parameters to satisfy the memory system require-
ments such as creep, digit disturb levels and specified output voltage.
Honeywell has developed a technique to measure the switching astroid of
the plated wire. This test is significant in determining the NDRO
capability of the wire. Honeywell designed instrumentation is used to
perform the test.
A test facility, Figure 51, is available for measurement of H c, H k, skew
and dispersion as a function of amount of stress and degree of twist. This
test is also utilized as a measurement of the composition of the magnetic
alloy.
An apparatus which facilitates the study of aging of plated wire has been
developed by Honeywell. This equipment applies a temperature gradient
to the wire for the purpose of accelerating any aging effects. This provides
information applicable to the anneal cycle which assists in the prevention
of aging problems in plated wire memory systems.
Upon completion of the off-line test program, the plated wire is ready for
assembly into a memory plane and further testing as a complete sub-
assembly.
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i0.0 POWER AND SPEED REQUIREMENTS
i0. 1 MEMORY CYCLE TIME
The cycle time of an,MOS plated wire memory is determined by the total
time required to address a word and receive the stored information as a
logic output. The total time for one complete memory cycle is equal to
the sum of the following: clock pulse width (tcw), settling time of the
address register (tad), delay time of the address decoding logic (tdl),
rise time of word drive selection (tws), rise time of word current (twc),
delay time of sense line (tsl), delay time of the sense amplifier (tsa)
and settling time of the information register (tit). Hence
= tad tdl tsltcy t + + + t + t + + t + t.cw ws wc sa lr
The address decoding network shown in Figure 52 will be used in calculating
the delay time. The delay time associated with MOS circuitry is RC
limited. The load MOST, Q5, has a Ron of 25Kohms while the gate
MOST s, Q1 through Q4, have a Ron of 2.5K ohms.
The output capacitance of the decoding gate is expressed as:
C -- CDSo (1-4) + C. + Czm in- 6
where
CDS(I-4)
C.
Im
Cin-6
also,
CDS
C.
lm
C.
in
is the sum of the drain to source capacitance of Q1
through Q4
is the interconnection metalization capacitance between
the decoding gate and the input of Q6
is the gate input capacitance of Q6
is a p-n junction capacitance of approximately 0.1
pf/rail 2
is a thick oxide capacitance of approximately 0.03 pf/mil 2
is primarily a thin oxide capacitance of approximately
0. 25 pf/mil 2
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Using these values, C becomes
O
C = (2.1+ 0.1 +0.2}pf= 2.4pf
O
Assuming three time constants for turn off time of the decoding logic tdl
becomes
tdl = 3 R C = (3) (25 x 103) (2.4 x 10 -12)
on o
= 180 nanoseconds
In a similar manner, the remaining delay times can be calculated. For
a i, 000 word memory, the total cycle time for READ ONLY becomes:
t
cy = t + t + tdl + t + t + tsl+ t + tcw ad ws wc sa ir
[(500) + (800) + (180) + (300) + (50) + (i0) + (i00) + (600)]J nanoseconds
2.6microseconds
A i, 024 word 26-bit memory operating in a READ ONLY mode at a 2.6
microsecond cycle time would have a total power dissipation of approxi-
mately 45 watts. Both cycle time and power dissipation can be improved
considerably by the use of complementary MOS devices. Complementary
devices are discussed in the following paragraphs.
i0.2 COMPLEMENTARY MOST LOGIC CIRCUITS
The most significant features of complementary MOST circuitry are:
Higher Switching Speeds
Lower Power Dissipation.
These can be discussed further by the examination of Figure 53. The use
of a single type MOST, P channel in this case, for both the active device
and the load resistor is shown in 53a. Complementary P channel and N
channel MOSTs are illustrated in 53b.
The operation of the inverter circuit in Figure 53a is as follows. The
input voltage swing is from near ground to a voltage near -VDD. When
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b. Inverter circuit using P channel MOST as the active device
I and an N channel MOST as the load resistor.
_. Vo
I FIGURE 53. MOST INVERTER CIRCUIT CONSTRUCTED AS(a) SINGLE TYPE MOSTs (b) COMPLEMENTARY MOSTs
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the input is near ground the VGS of Q2 is below its threshold and Q2 is
off. The output then is more positive than the supply voltage by the
magnitude of the threshold voltage of QI:
V ° = -VDD + V T
When the input is near the supply voltage, the threshold voltage of Q2 is
exceeded and it is turned on. The output voltage becomes equal to:
V
O
R ( - VDD)on 2
R + R
on 1 on 2
The manner in which Q1 is connected dictates that it is always turned on
and, in this case, both Q1 and Q2 are on. The output voltage is a result
of the resistor divider action of the "on" resistance of the two MOSTs.
This means that the Ron of Q1 should be approximately equal to I0 x Ron
of Q2 in order for V o to be near ground. The resulting switching time
will be a function of the output Ron C o time constant during turn-on and
turn-off of Q2- (C o is defined as the total output capacitance loading the
inverter. ) The rise time during turn-off will be approximately ten times
greater than the fall time during turn-on. The overall propagation delay
time through a logic network is therefore limited by the "on" resistance
of the load MOST. Power dissipation for a large network can become
excessive as a consequence of both Q1 and Q2 being on at the same time.
The use of complementary MOSTs as shown in Figure 53b solves both of
the above problems. With an N channel MOST as the load and a P channel
MOST as the active device, the inverter circuit operates as follows. When
the input voltage is near ground Q2 is off and Q1 is on. The output capaci-
tance, C o , charges through the "on" resistance of Q1 with a time constant
of Ron I C O. During quiescent conditions either Q1 or Q2 is off, and this
presents a very high resistance between the supply voltage and ground.
The only current present is the leakage current of the drain junction. Both
Q1 and Q2 must be enhancement mode devices in order for the input voltage
to turn one or the other completely off. The gate of Q1 is always more
positive than its source and the gate of Q2 is always more negative than its
source, hence only enhancement mode devices will provide the required
turn-off action. The "on" resistance of Q1 and Q2 can be made equal and
as low as practical, hence the turn-on and turn-off times will be symmetrical.
The total propagation delay time of a complete logic network will be approxi-
mately an order of magnitude less than for the single type MOSTs discussed
previously. Since one of the MOSTs is normally off the stand-by power
dissipation is reduced to a minimum. The total power dissipation becomes
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a function of the repetition rate and the magnitude of C o, because most of
the power is used in charging and discharging this capacitance. It can be
shown that the total power dissipation is equal to:
Pd = C VDD2f+ P
o S
Where C o if the total output capacitance VDD is the supply voltage f is
the repetition rate and Ps is the standby power (Pd was incorrectly given
in the 5 th report as Pd = 2 C O VDD2f + Ps)- Power dissipation as a
function of clock rate is illustrated by the curve shown m Figure 54. This
curve indicates that complementary MOS devices are ideal for spacecraft
systems where clock rates vary considerably as a function of each phase
of the mission.
Therefore the use of complementary MOSTs for logic circuits offers a
significant increase in speed and a considerable reduction of power
dissipation. The mechanization of both a NAND gate and a NOR gate is
shown in Figure 55.
In Section 6 complementary MOSTs were shown to reduce the delay time
through the word driver circuit from 300 nanoseconds to I00 nanoseconds.
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(a) Complementary MOST NAND gate circuit and chip layout.
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(b) Complementary MOST NOR gate circuit and chip layout.
FIGURE 55. COMPLEMENTARY N AND P CHANNEL MOST LOGIC MECHANIZATION
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ii. 0 FEASIBILITY BREADBOARD MEMORY SYSTEM
A plated wire memory system was fabricated, using MOS transistors and
integrated circuits for the electronics, to illustrate the use of MOS devices
for interfacing directly with plated wire memory elements. The bread-
board system included a 16 word, 2 bit memory plane; selection circuitry,
word drivers, sense amplifiers, timing and control, and the required
switches and indicators for exercising and operating the memory system.
As will be discussed, the word drivers and sense amplifiers proved to
be the most difficult applications for MOS transistors, but they were still
able to perform the required function.
The memory system was designed for a READ cycle time of i0 micro-
seconds (i00 kc Clock Rate} and the system operated well within this
limit. Two external power supplies are required for system operation:
+20 volts dc at 0.25 amps maximum and -25 volts dc at I. 3 amps maximum.
Two other voltages, -20 volts dc and -15 volts dc, are required internally
but these are generated from the -25 volts dc supply by using Zener diode
regulators. Protection circuitry is provided for protection against exces-
sive and/or reverse polarity supply voltages. A combination of a Zener
diode and a high current SCR is used to protect against excessive supply
voltage. An overvoltage causes the Zener to conduct, hence firing the
SCR which clamps the power bus to ground. This causes excessive cur-
rent to flow which blows the power supply fuse or circuit breaker. High
current diodes are placed across the power bus to protect against a
reverse polarity voltage.
The completed system is shown in Figures 56 and 57.
Figure 56 is a photograph of the system cabinet and operator's panel.
Figure 57 is a photograph of the internal assembly which shows the
memory plane, circuit breadboards, and power controls. A photograph
of the memory plane is shown in Figure 58. The plated wire used in this
memory plane was fabricated by an in-house plating system.
The operating procedures for the feasibility breadboard memory system
are outlined completely in Appendix A.
ii. 1 BREADBOARD CIRCUITRY
A functional block diagram of the complete memory system is shown in
Figure 59. The circuit section of the system consists of the selection,
sense amplifier, and timing and control circuitry. These are discussed
in the following paragraphs.
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Word Selection Circuitry
The complete word selection circuitry consists of the address register,
the decoding logic, and the word drivers. The schematic diagram of the
word selection circuitry is shown in Figure 60. The address register
is a conventional four stage binary counter constructed of MOS flip-flops
(type number MEM i005} and MOS three input gates (type MEM I002}.
Both of these devices are monolithic integrated circuits available from
General Instrument Corporation, and copies of the manufacturer's speci-
fication sheets are included in Appendix B. A photograph of the address
register board is shown in Figure 61. The decoding logic was mechanized
with the MEM 1002 three input gate. A photograph of the decoding board
is shown in Figure 62. The word driver consists of a predriver stage
which uses two General Instrument type MEM 517A MOS transistors and
a final output driver using one MEM 517A. The predriver also provides
a gating function which gates the READ pulse into the selected word driver.
Both the predriver and the driver are operated with a supply voltage of
-25 volts in order to obtain 400 ma from a single MEM 517A. The output
word driver is connected to -25 volt_ de at the p]_ted wire memory plane.
A photograph of the word driver board is shown in Figure 63.
Sense Amplifier
The complete sense amplifier consists of two differential amplifier stages,
two single ended amplifier stages and an output latch. The schematic
diagram of the sense amplifier is shown in Figure 65. The differential
amplifiers consist of matched pairs of 3N128 MOS high frequency tran-
sistors and selected resistor values in order to obtain the necessary
common mode rejection. Capacitive coupling is used throughout to alleviate
the drift problem. Source followers are used between each stage of ampli-
fication in order to obtain the required high frequency gain. The complete
amplifier has an overall voltage gain of 2,000 and a common mode rejection
ratio of i, 000 to 1 at i0 mc. The latch is constructed with Fairchild 2N4067
and General Instruments 2N4353 MOS transistors. Copies of the manu-
facturer's specification sheets are included in Appendix B.
Included as part of the sense amplifier section is the bit-write circuit.
This circuit provides a dc current of 35 ma during the write mode of
operation. A photograph of the sense amplifier board is shown in
Figure 64.
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11.2 TIMING AND CONTROL
The timing and control circuitry consists of an astable multivibrator and
a number of monostable multivibrators (one-shots) which provide the
necessary time delays and pulses for proper system operation. A
schematic diagram of the timing and control circuitry is shown in Figure 66.
The astable multivibrator operates at 100 kHz in the free-running mode,
but in the one-shot mode a single pulse is provided each time the push-
button switch ($3) is depressed. The RUN/START-STOP switch (S1) is
used to shock the astable multivibrator into oscillation when power is
first turned on and when the operating mode is changed from one-shot
to 100 kHz.
Extensive use is made of complementary MOS transistor inverters as
buffer amplifiers for obtaining fast rise and fall times without excessive
power dissipation. The complementary inverters use the Motorola
2N4351 N channel enhancement mode MOST as the load resistor and either
the General Instrument 2N4353, MEM 517A, or MEM520 P channel MOST
as the active element.
The timing and control outputs consist of: address clock, data register
reset, read pulse, strobe delay, and strobe. The timing diagram for
both the READ mode and WRITE mode is shown in Figure 67. The address
register is set up on the leading edge of the clock. The data register is
reset on the trailing edge. After a i. 3 microsecond delay from the
trailing edge a 0.5 microsecond READ pulse is generated. An 80 nano-
second strobe pulse is delayed 80 nanoseconds from the leading edge of
the READ pulse and is used to gate the sense amplifier output into the
data register. A composite photograph of the 16 word currents and sense
amplifier outputs (inputs to data register} is shown in Figure 68. The
same sequence of pulses occurs during the WRITE mode along with adc
bit current which is utilized to store the information on the plated wire.
A more detailed outline of the system operation is included in Appendix A.
A photograph of the timing and control circuit board is shown in Figure 69.
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12.0 CONCLUSIONS
Plated wire memories can be designed today which use MOS transistors
throughout the memory electronics. These memory systems would oper-
ate in the range of 200 kHz. Higher speed memories would normally
require the use of bipolar transistors in the timing and control, sense
amplifier, and word driver circuits. Operating speeds can be increased
above these rates in the future by a reduction in the MOS transistor geo-
metries and/or the operating current requirements of the plated wire.
The operating currents of the memory stack can also be reduced by
utilizing some advanced plane fabrication techniques.
With the advent of large scale integration (LSI) of MOS transistor circuits,
a large portion of the memory electronics can be placed on the same plane
as the plated wires, significantly reducing the number of interconnections
required. Monometallic interconnect systems presently used by the semi-
conductor industry to eliminate bimetallic interface problems can be
expanded to the system level such that all the interconnections within the
memory electronics are performed by a single type of conducting metal.
The speed-power product of MOS transistor circuitry can be considerably
improved by a greater utilization of complementary MOS transistor type
circuitry. This is presently impeded by the difficulty of fabricating both
N and P channel enhancement mode devices in the same chip.
116
I
I
I
I
I
i
I
I
I
I
I
I
I
I
I
I
I
I
I
II
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
NAS8-20594-FR
13.0 RECOMMENDATIONS
Future efforts in the advancement of MOS plated wire memory systems
should include the following.
. Reduce MOS transistor geometries in order to obtain lower device
capacitances and lower "on" resistance.
. Develop process for fabricating enhancement mode N channel MOS
integrated circuits.
. Develop plated wire processes or plane fabrication techniques which
enable operating currents to be reduced to I00 ma or less while
increasing output signal voltage. (This will reduce the requirements
on the MOS devices. )
. Develop manufacturing processes for fabricating high speed, stable
MOS differential amplifiers.
. Develop manufacturing processes for fabricating both N channel and
P channel enhancement mode transistors on the same chip.
, Continued effort in the utilization of a monometallic interconnection
system at the daughter board and mother board levels.
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Appendix A
MOS MAGNETIC MEMORY
OPERATING PROCEDURE
A-1
NAS8-20594-FR
CONTROLS DESCRIPTION
1. POWER
Simultaneously turns the -25 volts and +20 volts on and off.
2. 100kHz ]SINGLE PULSE
Selects either the 100kHz oscillator or the single pulse switch for
the basic clock rate.
3. SINGLE PULSE
A pushbutton switch which provides a single clock pulse each time
the pushbutton is exercised.
START
4. RUN STOP
Allows the oscillator to operate at a 100kHz rate when in the RUN
position. The START-STOP position is used to start the oscillator
when power is first turned on or when the operating mode is changed
from SINGLE PULSE to 100kHz. (This switch has no control when
the SINGLE PULSE mode of operation is in use. }
5. FIXED]CYCLING
In the fixed position the four toggle switches are used to select any
one of 16 addresses. In the CYCLING position the address register
operates as a binary counter, cycling sequentially through the 16
addresses.
6. READ]WRITE
Selects either the READ only or the WRITE only mode of operation.
7. BIT 1 AND BIT 2
Selects the polarity of the bit current used in the WRITE mode, hence
determining the information stored.
A-2
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INDICATOR LAMPS
ADDRESS LAMPS
Indicates the address selected.
DATA LAMPS
Displays the information stored in the interrogated address. A "1"
is indicated by an "on" lamp. (The display is valid only during the
READ mode of operation. )
MODES OF OPERATION
WRITE READ
MODE 1: 100kHz and cycling MODE 1:
---14 .....
2; 100kHz and fixed address 2:
3: Single pulse and cycling 3:
address
4: Single pulse and fixed 4:
address
WRITE: MODE 1
100kHz and cycling
100kHz and fixed address
Single pulse and cycling
address
Single pulse and fixed
_ddress
This mode of operation is used to write the same information into all
1 6 words.
CONTROLS
CLOCK:
BIT WRITE:
READ]WRITE:
ADDRESS:
POSITION
RUN AND 100kHz
"i" OR "0"
WRITE
C YC LING
A-3 .
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WRITE: MODE 2
This mode of operation is used to write into a fixed address with a large
number of word pulses.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
RUN AND 100kHz
"i" OR "0 'j
WRITE
FIXED
WRITE: MODE 3
This mode of operation is used to write one time into the next higher
address than the address presently being displayed by the indicator lamps.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
SINGLE PULSE
"i" OR"0"
WRITE
C YC LING
WRITE: MODE 4
This mode of operation is used to write one or more times into a fixed
address as selected by the address switch.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
SINGLE PULSE
"i" OR "0"
WRITE
FIXED
A-4
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READ: MODE 1
This mode of operation disturbs all 16 words with word pulses by
continuously cycling through the memory at a 100kHz rate.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
RUN AND 100kHz
NOT USED
READ
C YC LING
READ: MODE 2
This mode of operation is used to continuously read a fixed address as
selected by the address switches.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
RUN AND 100kHz
NOT USED
READ
FIXED
READ: MODE 3
This mode of operation is used to read out the information stored in the
next higher address than the address presently being displayed by the
indicator lamps.
CONTROLS POSITION
CLOCK:
BIT WRITE:
READ/WRITE:
ADDRESS:
SINGLE PULSE
NOT USED
READ
C YC LING
A-5
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READ" MODE 4
This mode of operation is used to read one or more times from a fixed
address as selected by the address switches.
CONTROLS POSITION
CLOCK: SINGLE PULSE
BIT WRITE" NOT USED
READ[WRITE: READ
ADDRESS" FIXED
A-6
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Appendix B
_d_NUFACTURER' _ SPECIFICATION
SHEETS FOR MOS DEVICES
General Instruments MEM 517
General Instruments MEM 517A
General Instruments MEM 520
General Instruments MEM 1002
General Instruments MEM 1005
General Instruments 2N 4353
Motorola 2N 4351
Fairchild F 10049
Fairchild 2N 4067
RCA 3N 128
B-1
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POWER MOS TRANSISTOR
p CHANNEL--ENHANCEMENT MODE
• SILICON INSULATED GATE
MEM 517
FEATURES:
• 10 'l ohms input resistance
• Integrated zoner clamp protects the gate
• Normally off with zero gate voltage
• Square Law transfer characteristics
APPLICATIONS:
(Designed Primarily For Power Audio, Radio Frequency and Commutating
Applications.)
• Audio output stages
• Series and shunt choppers
• Operational amplifiers
• Logic circuits
• Linear RF power amplifiers
• Multiplexers
MAXIMUM RATINGS:
(TA = 25"C, unless otherwise specified)
Drain to Source Voltage ....................................... --3OV
Gate to Source Voltage ................................. --25V
Gate to Drain Voltage ................................................ --25V
Drain Current .......................... --250mA
Gate Current (Forward Direction for Zoner Clamp) ................ -t-l.OmA
Storage Temperature ................................... --80 to 15O'C
Operating Junction Temperature ......................... --50 to 125"C
Total Dissipation at 25"C Case Temperature . ? 0 Watts
Total Dissipation at 25°C Ambient Temperature ............... 0.6 _tt
ELECTRICAL CHARACTERISTICS:
(T A ---- 25"C, unless otherwise specified -- body grounded)
SYMBOL CHARACTERISTIC
VGst Gate Source Cutoff
Voltage
loss Drain Leakage Current
I_. Gate Leakage Current
IoI_p Drain Current
BVo$s Drain.Source
Breakdown
BYe. Gate to Source
Breakdown
Y. Transadmittance
C,, Gate to Source
Capacitance
C_, Gate to Drain
Capacitance
Cd, Drain to Source
Capacitance
r oslo.i Drain to Source
on Resistance
r oS(o*l Drain to Source
on Resistance
MIN. TYP. MAX. UNITS
--2.5 --5 Volts
--0.8 ' --50 nA
--O.l --1 nA
--25 --GO mA
--30 --50 Volts
--25 ---40 Volts
12000 _mho
lO pF
LO pF
0.15 pF
25 Ohms
45 Ohms
CONDITIONS
V6s = vo$, Io = --IO_A
Vos = --2OV, V_$ = OV
V,- ---- --15V, VDs = OV
Ve$ _ Vo$ = --lOV
Io ---- --lO#A, Vis ---- OV
los ---- --lO_A, Vos = OV
l kHz, Ve$ = Vos = --lOV
Ves = Vos = --lOV
VQs = Vos ---- --lOV
V_l = Vos = --lOV
Vss -- --2OV, h>$ = --lOmA
V_s : --10V, I.s = --lOmA
TO- 33
OlA. _ L:_5o
.200
.O07r -_ "_1"-_'10_ 0
-
,_:"E_-4ZJ .l
,L
Bottom view
Note: All dimensions in inches.
TERMINAL DIAGRAM
Lead
1. Drain
2. Gate
3. Body (Case)
4. Source
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SOURCE 0
I SYMBOL CHARACTERISTIC
Diodes All diodes are to be considered perfect diodes
r_. Gate to source leakage resistance and diode
leakale resistance
I re Dynamic drain resistanceC*, Gate to source capacitance
C_d Gate to drain capacitance
C,, Drain to source capacitance
C_ Gate to body capacitance
i C* Drain to body capacitance_, Source to body ClplCltlflCl
Yt, Forward transadmittanca
NAS8-20594-FR
DRAIN CHARACTERISTICS AT --70"C
- 9 DRAIN
TYPICAL
VALUE UNITS
10 'e ohms
1.0 Kohma
10 pF
IO pF
0.15 pF
6 pF
lO pF
20 pF
12000 #mho
HANDLING PI_FCA_ T!ONS
MEM 517 insulated gate field effect transistors
have been designed with an integrated zener diode
which clamps the high internal resistance (10"
ohm typical) gate, to the body. This clamp elimi-
nares the detrimental effects of high electrostatic
voltages on the gate that can be generated in
normal handling.
I
I
I B-3
n
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E.
[--']lm[F:_e]L_]IJZ[-_:4_ B']_d:4
FEATURES:
• 10_°ohms inputreelsteflce
• Integretedzener clmp protectsthe sate
• Normally offwith zerogate voltep
• Square Law transfer characteristics
APPLICATIONS:
(DesiRned Primarily For Low-Power Audio, Radio Frequency and Commubmting
Applications.)
• Audio output stakes
• Series and shunt choppers
• Operational amplifiers
• Lo6ic circuits
• Linear RF power amplifiers
• Multiplexers
MAXIMUM RATINGS:
('T,L: 25'C, unless otherwise specified)
Drain to Source Voltep .................................... --3OV
Gate to Source Voltage .................................................. --25V
Gate to Drain VoltsB ......................................................... --25V
Drain Current ................................. --250mA
Gate Current (Forward Direction for Zoner Clamp) .................... +l.OmA
Stor|ie Temperature .................................................... --50 to 15O'C
Operating Junction Temperature ..................................... --50 to 125"C
Total Dissipation at 25"C Clio Temperature ................... 2,0 Watts
Total Dissipation at 25'C Ambient Temperature ..................... 0.6 Watts
ELECTRICAL CHARACTERISTICS:
{'rA = 25"c, unless otherwise specified)
SYMBOL CHARACTERISTIC MIN.
V.sT Gate Source Cutoff --23
Voltage
Io. Drain Leakage Current
le.. Gate Leakage Current
lo(o.) Drain Current
evoss Drain-Source
Breakdown
BY*- Gate to Source
Breakdown
Y'. Transadmlttance
Co, Gate to Source
Capacitance
C*. Gate to Drain
Capacitance
Cw, Drain to Source
Capacitance
rosI_1 Drain to Source
on Resistance
r os(o.i Drain to Source
on Resistance -
--30
--25
TYP. MAX. UNITS CONDITIONS
--5 VoltS Yes m--VOS,Io : --lO_A
0.8 --50 nA Vo$ ---- --2OV, VGs ---- O
O.l --1 nA V_s : --15V, yes ---- O
---60 mA V*s : Vo$ : --IOV
--50 Volts me: --IOJ,A, V*$ : O
---40 Volts los ---- --IOpA, Vus= O
|2000 pmho 1KC, Ves --:- Vos ..-=_[OV
16 pf Ves --- Vos = --IOV
lO pf Ve_= Yes = _lOV
10 pf V-t --: Ve_ -= --tOY
25 Ohms Ves ---- --2OV, los ---- --10mA
45 0hrnl Ves = --1OV, Io$ ---- --10mA
MAX.
OUTSIDE
CORNER
RADII
.007
Note: All dimensions in inches.
TERMINAL DIAGRAM
Lead
1. Drain
2. Gate
3. Source & Body
(Case)
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8EMICONDUCTOR PRODUCTN OROUI_
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_,: TYPICAL CHARACTERISTIC CURVES
MEM 517A
DRAIN CHARACTERISTICS AT 125°C
Vos (VOLTS)
--20 - IO 0
' ' --6 '
' 27 ' ' :
_--sn E
{ :' i i i i _ L !
• 1-11_
DRAIN CHARACTERISTICS AT 25"C
Vos (VOLTS)
-1o -05 o
I v.,:,5 i_.___.._--_ _t
DRAIN CHARACTERISTICS AT 25"C
V_ (VOLTS)
- zo _ -lo___ .o
; I ! I i i
! _ !*,r@-flt-I
Iii-Il--l-k_I k-l_,=
TURN-ON CHARACTERISTICS AT 25"C
Vii ---- V_ (VOLTS)
-2o -IO o
I /' _4 1
' i J i , I
I ! , ; I t i : I
r , _-t +-I- +--4 , 4-_
! _!! I I , : I
YI!i '_l_-r_ '."
, -+-[-!t]--r_--
GATE O
SOURCE O
BODY (CASE)
SYMBOL
Diodes
re,
re
C_
Ca,
ye,
SMALL SIGNAL EQUIVALENT CIRCUIT
(Conditions: V6s = Vos = --IOV)
Io _ 60mA
c_
el rd C4J
i 0 DRAIN
0 SOURCE
BODY (CASE)
CHARACTERISTIC
All diodes are to be considered perfect diodes
Gate to source leakala resistance and diode
leakage resistance
Dynamic drain resistance
Gate to source capacitance
Gate to drain capacitance
Drain to aource capacitance
Forward transadm_tance
TYPICAL
VALUE
10,a
1.0
16
10
10
12000
UN ITS
ohms
Kohms
pt
Pf
pf
pmho
DRAIN CHARACTERISTICS AT --7O'C
Vos (VOLTS)
-_o - io
'_ i.. i i 1 _ l "_ "_ --In0
TURN-ON CHARACTERISTICS
Vii = Vo$ (VOLTS)
-fi --25 o
rT l _--l--_ " i o
-4 iit4-._"t=-!n'qi. ',.._
t!1.Iii _:ii! ^
l_/f- i71!;;i! ....{i:ti:'D?;!tt_:_
l__J_J.__ , i i .J-s
HANDLING PRECAUTIONS
MEM 517A insulated gate field effect transistors
have been designed with an integrated zener diode
which clamps the high internal resistance (10'5
ohm typical) gate, to the body. This clamp elimi-
nares the detrimental effects of high electrostatic
voltages on the Bate that can be generated in
normal handlini.
I
I
I
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Printed in U.S.A.
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p C.ANNE----EN"ANCEMENT.ODE
S,UCON,NSOLATEOGATE
r,_-__'_=STO"__._,:
MEM520
FEATURES:
• SO" ohms Input resistonce
• Normally off with zero sate voltage
• Square Law linear transfer characteristics
APPLICATIONS:
(Designed Primarily for Power Audio, Radio FreQuency and Commutating
Applications.)
• Very high input impedance amplifiers
• Series and shunt choppers
• Operztional amplifiers
• Lozic circuits
• RF and IF amplifiers
• Multiplexers
MAXIMUM RATINGS:
(TA = 25"C, unless otherwise specified)
Drain to Source Voltage ........................ --3OV
Gate to Source Voltage .............................................. --40V
Gate to Drain VolIIIo ...................................................--40V
Drain Current ................................................mSOmA
Storage Temperltura .............................. I50 to 15O'C
OperatinI Junction Temperature .................... --SO to 125"C
TotII Dissipation at 25"C Case Temperature ........................... 65DraW
Total Dissipation at 25"C Ambient Temperature ................ 225mW
ELECTRICAL CHARACTERISTICS:
£1"A= 25"£ unless otherwise specified m body grounded}.
SYMBOL CHASACtlIIISTIC
V*sv Glto Source Cutoff
Voltage
IDs,: Drain Leakage Current
l_.ss Gate Leakage Current
Iol_l Drain Current
BVoss Drain-Source
Dreakdown
Y,, Transadmittanco
Ca, Gate to Source
Capacitance
C_,, Gate to Drlin
Capacltancl
Cd, Drain t0 $0urce
Clplcltlnca
r ¢_I_l Drain to Source
Resistance
MIN, T_. MAX.
--3 --6
-0.5 --lO
-.03 --3
--3
--30
lOOO
lOOO
3
25
,IS
150
UNITS CONDITIONS
Volts Vos -----Vos, Io = --IOJ,A
nA Vos = --2OV, V*s = OV
nA VQs_ --4OV, Vos _ DV
rr_ V*$ --_ Vos ------lOV
Volts Io = --]OJ, A, V.s :: DV
_mho lkHz, Vss = Vos ------IOV
_mho 1DMHz, V.s : Vos = --IOV
pF V*s ---- Vos = --IOV
pF Vl_ = Vo* = _lOV
pF Vii = VM = --lOV
ohms Vel = --15V, I_ = --lmA
TO-72 PACKAGE
._ DIA. "-I_
- ._ DIA.
-4"1.100 _-
_.o_o
__j_;__F_o
,_ 45"
'
Bottom view
Note: All dimensions in inches.
TERMINAL DIAGRAM
Lead
1. Drain
2. Gate
3. Body (Case)
4. Source
2
4
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
B-6
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
NAS8-20594-FR
TYPICAL CHARACTERISTIC CURVES.. '!;.i:,_.."
MEM 520
DRAIN CHARACTERISTICS AT 125"C
v_ (VOLTS)
--20 -Io o °
__ ..-:[--
_-.-/
DRAIN CHARACTERISTICS AT 25"C
V_ (VOLTS)
-1o -os
,._IP
/,
IF
!,_! !/!/
o
/i e2_
//,VI
_,k//'/ I l I
"/IY/_ i I I
DRAIN CHARACTERISTICS AT 25"C
VDs (VOLTS)
-2o -io
....% ' _=.._
- ' _--Jl
--:T --- L./I
TURN-ON CHARACTERISTICS AT 25"C
Ves = V_ (VOLTS)
-20 --lO
/--1
/
/
,,,;]I]] I
I/ll 1
DRAIN CHARACTERISTICS AT --70"C
V.s (VOLTS)
- -]o
v, - _-
-- -6
_J
_-"_-_ -'_ __
..._._ _'- -]
/
io
TURN-ON CHARACTERISTICS
V.s ---- V_ (VOLTS)
-1o -5 0
] #
I f
1
II
IJ
ii___
L_
A
o_
__L,Loii
_.--F'._1 l
!-i 7-1 l-,o
SMALL SIGNAL EQUIVALENT CIRCUIT
(Conditions: V_s = VDs = -IOV)
Io _, 6mA
GATE O
SOURCEO
C_
IYMS0L
Diodes
r_
rd
C,.
C,.
C_
Y,,
CHAILACT[RIITIC
All diodes are to be considered perfect diodes
G_te to source leakage rellltll_O
0ynlmlc drain rlilltlncl
_lta to Iource ClplcltlrlCe
Gate to drain capacitance
Drain to source capacitance
Forward trammdmltt_nca
IJHAIPl
't BODY
AND
CASE
O SOURCE
TYPICAL
¥_U[ UNITI
I0" ohme
10 Ko_ma
2.25 _F
1.S pF
0.)5 pF
2500 _mho
HANDLING PRECAUTIONS
The MEM 520 insulated gate field effect
transistors have very high gate resistance,
(10" ohm typical). This resistance, combined
with the gate capacitance, requires that
every precaution be taken during testini and
handling in order to prevent charge build up
and possible gate breakdown.
The shorting of the gate lead to the other
leads during handling will protect the gate
from breakdown,
I
I
I
B-7
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GENERAL INSTRUMEN ,i : ADVANCE
' MOS INT_GRATED CIRCUIT " !, May, 1966
DUAL 3-INPUT NOR-GATE MEM1002 I
LOW P RTOoFILE410 LEAD CO: I
',',:"0 : i n,stru:2W
un d,s r,c ( use in timing, decodi _'-'_--'1
so, '(P I
""LL--h, '_ I o I
o,.o__.' / nnn_ ",..
• Monolithic construction __9o m_l
.... 55octo + 15ooc \",X//\"",/- _
DESCRIPTION
The MEM 1002 is a dual three input NOR gate constructed on a single mono-
lithic chip utilizing MOS P-channel enhancement mode transistors. It is a
rugged, low power consumption unit designed for use in timing, decoding and
multiplexing applications.
OPERATION
The MEM 1002 is described by the following Ioglc equation:
Each Output = A + B + C
FEATURES
• Buffered outputs
• High input impedance
• High noise immunity
• Large fanout
• Low power consumption
MAXIMUM RATINGS
Drain Voltage (VD_)
Logic Input Voltage
Storage Temperature
Operating Temperature
ELECTRICAL CHARACTERISTICS
VDo = 27 Volts-1 Volt. RL = 10M9, CL = 10pF. T^ = --55°C to +85°C
(unless otherwise specified)
Characteristic
Inputs
Logic "0"
Logic "1"
Frequency
Pulse Width
Fan-In
Leakage Current
Outputs
Logic "0"
Logic "1"
Propagation Delay
Plus Rise Time
tlpdl)
Propagation Delay
Plus Fall Time
tlNa
Fan-Out
Impedance
to Ground
Drive Capability
Drive Capability
Capacitance
Supply Current
Drain per Gate
Mln. Typ.
m
--10
dc
500
N
-11
m
--10
--5.0
m
E
m
-0.5
--12
30O
4O0
3000
-11
3.0
Max.
--2.0
500
1.0
1.0
--1.0
m
4OO
600
5.0
5500
5.0
0.55
Units
Volts
Volts
kHz
ns
#A
Volt
Volts
ns
ns
Ohms
Volts
Volts
pF
mA
Conditions
dc
dc
V_. = --20 Volts
dc
SEE FIG. ]
SEE FIG. 1
V;, = --10 Volts
V;_ = 0 Volts
RL = 17K Ohms
V_. = 0 Volts
RL _ 4K Ohms
Vo = 0 Volts
Note: All dimensions in inches
TERMINALS
PI N Function
1 Input AI
2 Input B1
3 Input C1
4 Output 1
5 Ground
6 Input A2
7 Input B2
8 Input C2
9 Output 2
10 --VDD
111
13
0
i
;0
0
_c
-4
rrl
o
o
I
I
I
I
I
I
B-8
I
I _°_ _
FIGURE 1!
I __ov \__
,_ov _I\ /
I - -_'°°'r
-,or _!7-----
I -_ov _f
OUTPUT
I _,,.or __/
I
I LOGIC DIAGRAM
I
B2_(I c_
I
Western Area Sales Headquarters, 6108 West Venice Blvd., Los Angeles, Calif. 90034, (213) WE 3-7261
I Printed in U.S.A.
B' OUTPUT I
Cl
0UTPUT 2
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MICRDELECTRONIC
DIVIBION
600 West John Street
Hicksviile, L I., N. Y. 11802
(516) 0V 1-8000
T-6013
NAS_-205!H- I,'1_
GENERAL INSTRUMENT
MOS INTEGRATED CIRCUIT
ADVANCE
May, ]966
R-S-T FLIP-FLOP MEM1005
DESCRIPTION
The M[M 1005 RS T Flip-Flop is constructed on a single
monolithic chip utilizing MOS P-channel enhancement mode
transistors. The flip flop outputs trigger on the negative going
edge of the clock. The set and reset inputs are complemen-
tary inputs, The unit also has direct set and reset inputs,
MAXIMUM RATINGS
Clock and Input Voltage
Drain Voltage (--Vdd)
Storage Temperature
Operating Temperature
--30V to +.3V
--30V to +.3V
--55°C to +150°C
--55°C to +85°C
ELECTRICAL CHARACTERISTICS
STANDARD CONDITIONS (unless otherwise specified):
V_ _ - 27 Volts --+1 Volt, Load = 10M_Z and 10pF.
T^_ 55°C to +85°C.
LOGIC DIAGRAM
Direct Set
o
Direct Reset
CHARACTERISTIC
Inputs & Clock
Logic "0"
Logic "1"
Frequency
Pulse Width (_p.)
Clock Pulse
Rise and Fall Time
(10% to 90%)
Leakage Current
Clock Fan-In
Set, Reset, Direct
Set & Reset Fan-In
Outputs
Logic "0"
Logic "1.,,
Propagation Delay
and Fall Time(,pd,)
Propagation Delay
and Rise Time (,pd2)
Fan-Out
Noise Immunity
Capacitance
Impedance to Ground
(Output a Logic "0")
Drive Capability
Drive Capability
Supply Current
MIN
0
--10
dc
40O
--11
1.0
--10
--5.0
TYP
-0.5
--12
2.0
MAX
--2.0
500
1
20.0
1.0
3.0
L0
--1.0
950
500
5
4.0
2000
2.6
JNITS
Volts
Volts
kHz
nsec.
#sec.
_A
Volt
Volts
nsec.
nsec.
Volt
pF
Ohms
Volts
Volts
mA
CONDITIONS
SEE FIG. 1
Vi. = --20 Volts
dc to 500 kHz
dc to 500 kHz
dc to 500 kHz
SEE FIG. 1
SEE FIG. 1
dc to 500 kHz
V o = 0 Volts
R L _ 17K Ohms
R L = 4K Ohms
LOW PROFILE 10 LEAD
TO--74
33._
- 3_ -
.305
050 I 0
o,o.I_] r..x _,:o
J- JUHNH_L_..o _t_
MIN.
,O2i
zoO
54" .029
oze_ "
034
Note: All dimensionsin inches.
TERMINALS
PIN Function
1 Direct Reset Input
2 True Output (Q)
3 Reset Input
4 Clock Input
5 Ground
6 Set Input
7 False Output (Q)
8 Direct Set Input
9 No Connection
10 Drain Voltage (--V_ t)
B-IO
;gl
"11
r-
-g
r-
0
-g
m
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
TYPICAL TIMING DIAGRAM (Binary Mode of Operation)-iAS8 ........ 1
I 20594-FR
I FIGURE 1 NOTE: Direct set and reset must be tied to a Logical "O". /t
I -_.°_--__'-_'_--_ ,--- /
-4"°_ 'X_/---A _ /
_:..o_ _/'_" "_1 /
I _ tpd, _ _ tPd2 l
,o_ ." Is---- I
oo;__ Xj _ I
II -"___ -_ I
-@iT II l,
I
I LOCK
I GENERAl. INSTRUMENT CORPORATION I MICROILKCTRONIC
m DIVIIlIDN
m East,,.Area,,,,,,,,,,,,..,,,_,6Pass.,ct.,, w,,rk,._.07,0,,,(20,),u5.0072 l , _ We..,,.,,.S,,e;,._..
Central Area Sales Headquarters, 6054 West Touhy Ave., Chicago, Ill. 60648, (312) 774-7800 m , • • • .
Western Area Salem Headquarters, 6108 West Venice Blvd, Los Anples, Callf 90034, {213) WE 3-7261 m (516) OV 1-8000
I Printed in U.S.A. T.6020
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MOS TRANSISTOR
FEATURES
• 10_2 ohms Input resistance • Normally off with zero sate voltiae • Square Law transfer charocterlstlcs
APPLICATIONS
• Very hil_ input Impedance amplifiers • Linear RF and IF amplifiers
• Series and shunt chopperl • Multiplexers
I Operational amplifiers • Anoloa switches
• LOSIC circuits
MAXIMUM RATINGS:
Temperetum
Storege Temperature Range, T._ ..................................................... --60°C to 125°C
Lead (Terminal) Temperature, _'s" from
the seated surface (or case) for 10 seconds .............................................. 230°C
Voltage at 25•C Free-Air Temperature
Forward Gate-Source Voltage .......................................................................... --30V
Drain-Source Voltage ..................................................................................... --25V
Drain-Gate VoltaRe ............................................. _........................................... --25V
Current
Reverse Gate Current .................................................................................... +1 mA
Forward Gate Current ............................................................................ --.01 mA
Drain Current .................................................................. -- 100 mA
Power
Co_t;nuous Device Dissip=finn at or below 25°C Free.Air Temperature .......... 250 mW
linear Derating Factor ................................................................................ 2 mW/°u
SYMBOL CHARACTERISTIC
I_l,) Gate ForwardCurrent
IG_,) Gate ForwardCurrent
Gate-SourceReverse
Vc.)Gss BreakdownVoltage
Gate-SourceForward
V_sc,) VoltaRe
Iol.; "ON" Drain Current
Vss Gate-SourceVoltage
Gate-SourceThreshold
VGsI,h_ Voltage
Zero-Gate-VoltageDrain
1o_ Current
Static Drain-Source
ro,,,,_ "ON" Resistance
Yq, Transadmittance
Yo, Output Admittance
C,_ Input Capacitance
ReverseTransfer
C,_s Capacitance
Co_o Drain-GateCapacitance
Forward
R.l_,,I Transconductance
MIN
1000
90O
-10
-5.0
-5
300
4OOO
35O
12
4
4
UNITS
nk
nA
V
V
mA
V
V
Ohms I
Ohms
#mhos
oF
pF
pF
/,mhos
CONDITIONS
TERMINALS
PIN FUNCTION
1 Drain
2 Gate
3 Body (Case)
4 Source
1(011[: Case Moterial- Metallic
(Electrically Non-insulated)
TERMINAL DIAGRAM
2
.I_3
4
I
I
I
I
I
I
I
I
I
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I
I
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OUTPUTADMJTTANDE YS PNAIN CUBBENT
1ooo .................
/! , i
: i
I0 .f" ' '"
j ' i
I0_ I(XJaA le,_ 1_
DRAIN CURRENT (PULSED) V$ SATE VO.LTAB[ _IULS[O)
250 [ ....
I' ° I_
0 10 20 30 40 SO
--Vlf_s (Pult_l)
GATEVOLTAGE VS BODY TO SOURCE VOLTAGE
8 ..............................
8
5
4 _ Io _--I0_A
• rot _-]ov l
Temp. _ .J,25"c '
I
o 5 1o 15 20
Yes (Volts)
FORWABO TRANSADMITTANCEYSDflAIN CURRENT
1oo,ooo
v. :: -toy
FrIKI. | K¢
10.000
l_O00_
I_A Z_A lmA IOmA
DATE VOLTABE VS BODY TO SOURCE VOLTAGE
-I-VB(Volh,)
OBAHI COnENT Y$ BATE VOLTAGE
2_*C i
12_'C
100_A
lO00nA o P
l_nA
?
2 3 4 S g 7 8 9 10
--Vos (Volts)
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n467-eaN
INPUT CAPACITANCE VS DRAIN CUNm[NT
0.4 -- -
6.2 _ , Vos -- --IOV
I
8.1 i VrJ_ K i
8.OL j Vm _ --15V
.1 I
0 2 4. 6
--b _mA)
I
I
/ 1
• 10
2.9
$
'ii
BAIN TO UTE CAPACITANC| VII RAIN CUNIVOT
L ...............
i i;
f7 ....
, !
' i
"l i i .....
• 1 I I
-Io (mA)
OUTPUT CAPACITANCE ItS HAm VOLTAI|
6 \'_ i
4 i' . .....................
0 _ 10 16 :tO 26
--V_ (Voltt)
INPUT CAPACITANCE VS DNAJN ¥OLTAUE
8,8 [-- .... T..... * ........ _ ......
: Io_K I
' _ ,.... J
8.2
ll.O!
10 16" 20 2S
--V_ (_eolbi)
OIM/N TO GATE C,_AC/TIlC[ Irl VOAIN VOLTAU[
Ob'IlPOT CAPACITANCE VII DUIN CUNUINT
l ! I,
II, VI_- --20Y
4: .... . . .... : ....
2 3 4 S 6 7 8 9 10
-- Io (mA)
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I iG t
I
--ll0 _40 0 -}-40 -}-80 -_-120 "t-180 --80 ,-40
TEMP, "C
0 +40 +B0 +_120 +zB0
TEMP, "C
II • i I
III I
APPLICATIONS
30 MHz Amplifier Utilizinga 2N4353
C2 SET AT SpF
27pF (I.5-15pF) POWER GAIN • II 11D 15dB AT 3OMHZ
BANOWIOTH • 600 kHx AT 3dB
Vos • -IOV
STABlUTY MARGIN • :_848
LI C7
50 OHM ,OOS
INPUT L2 pF
Cl . C5
"'
_v e +A0C -V$
50 OHM
LOAD
I
I
I
I
I
I
I
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i All curves have been plotted from photographs taken with a Tektronix Curve Tracer, Mode] 575
DRAIN CHARACTERISTICS AT 55°C DRAIN CHARACTERISTICS AT 25eC DRAIN CHARACTERISTICS AT 125°C
--VD (Volts) _Vo (Volts) _Vo (Volts}
i _'0 18 16 14 ]2 I0 8 6 4 2 0 20 18 16 ]4 12 }0 8 6 4 2 0 20 |8 16 14 12 ]0 8 6 4 P 0
i i- ] .... "--- r - "r,r] 1 -- - j !
i "'_ --_ ' _ ,o_ v._- 1 E
i ,, ,, ; f.y.-, o_i- 20
DRAIN CHARACTERISTICS AT S5"C DRAIN CHARAC_RI$TICS AT 29"C DRAIN CHARACTERISTICS AT 12S*C
i --Vo (Volts) --Vo (Volts) _Vo (Volts)20 IS 16 14 |2 lO 08 06 04 02 0 20 19 16 14 12 10 06 06 04 02 0 20 18 ,16 14 12 lO 09 06 04 02 0
:....----Atos I- l ' "'.05 ! _ 05
_.lO
i • • .,_Vli# i [ _, _;.v,_/n-. J. g . "
._. .o, .-" L i I._o, 7 ,_.///// i_o'J :. ......, l. ..xz×x
45
............ ,o I 7. #:/_'/I/l-'_,_'r___].,o _J--¢--_--_-_:_ .,o
i
DRAIN CHARACTERISTICS AT 5SeC DRAIN CHMIACTERISTICS AT 25C
DRAIN CHARACTERISTICS AT 125"C
-vo (volts) -re (Voltl) --Vo (Volts)
_0 18 16 14 12 ]0 8 6 4 2 0 20 18 16 14 12 lO 8 5 4 2 0 20 18 16 14 12 10 O 6 4 2 0
.02 .02 : .02
.03 ' .03 .03
; E " E
.0_ _ ' .os "_
i .0_ I ! 06 T
_ Vls _ OV ! .0_ _ • .07
1.09 :
tO
i v.. m 05 V Steps v,_ or. 05 Steps V_ OV..OS v Steps
DRAIN CHARACTERISTICS AT 5S'C DRAIN CHARACTERISTICS AT 2S'C DRAIN CHARACTERISTICS AT 125%
--Vn (Volts) -Vo (Voltm) --Va (Volt_)
i :,0 IR 1_ 14 l;' l0 0O or, ()4 0;, 0 2o 18 I_ L4 I;_ IO o_ 0_, 04 _' 0 20 I_ 16 ,14 12 H) c)_ n_, I)4 (_' r_V.- 2V r (15 _ .
• ! i0 J iN I(1
i.2o - ; _ : _o _ ' _3 2,1
I / _Y4_ ...... J ,_o t/_?ZJ?/÷M-.L i .... _o 5o
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DRAIN CHARACTERISTICS AT -S5"C
--Vo (Volts)
.20t8 16 .14 .12 +|0 _ 06 04 O2 0
i....+_////+
////i+o
i 40
DRAIN CHARACTERISTICS AT -55"C
--Vo (Volts)
.20 18 .16 14 12 I0 08 06 04 02 0
-- T l u
t i f :
Vo _ --7V ! 05
' ; .I0
! . .2s
.30
, :,_ ++ .3s
,45
.1...--_-_,_a__4__ ........... J +5o
RAIN CHARACTERISTICS AT -_eC
-Vo (VoRI)
,.20 ,|o ,lE ,14 12 .JO .05 06 .04 .02 0
iv,-+._i i _3fl' .05
I ' I 10
1 +Is
.35
•,x IA" '°
_.__ _-£.__. ____+__Iso
DRAIN CHARACTERISTICS AT 25%
--VD (Volts)
20 18 16 14 12 IO 1 6 4 2
f. ..............
, v.,- -.o,_ _ ,o
i::, i--/J,o
• i V -t I 40
I ' _.+_F/// . ,,,,
+ ' _._,_] ,/7_t ?- 9o
I
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DRAIN CHARACTERISTICS AT 28% DRAIN CHARACTERISTICS AT 125°C i
I
-vo (Volts) --Vo (Volts)
.20 ,]O ]6 .]4 .12 .]0.00 .06 +04 02 0 ,20_ )8 .16 ,]4 [2 I0 08 06 04 02 0
30 "_ I
i i i .35
! : , i I 40
17 _72/Z:+v.-++v_l" : ,v._,v +.-L.L+_+:L:.:& ._:J so so
!
DRAIN CHARACTERISTICS AT _SeC _AIN CHARACTERISTICS AT 125"C
i
--Vo (voSi) --Vo (volts) •
._or:,,,,.,ff......... o.......... 2o.,,,.,+.,..................
, ,, , _.':
_4_ _ ' .15
[!._/]I,_t::+ : :::
t__:'fJ: + ::
!
DRAIN CHARACTERISTICS AT 2PC mAIN C_C_RITIS AT I_*C
-Vo (Volts) -Vo (Volts)
.20 .18 .16 .14 .12 .lO 08 06 .04 02 .20.16.15 ,14 .12 .10 .08 .06 .04 .02 0 •
I
l
._o t .+_/// ; .m
.15 q e_ ! ,15
+° ++ l
.3o _ _s "3°I/]_' ! :+v..+_.. ):
L._ar.__L-___ L-- :...... ,50
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2N4351
SILICON N-CHANNEL INSULATED GATE
FIELD EFFECT TRANSISTOR
• . . designed for enhancement-mode operation in low-power
switching applications.
• Low Drain-Source Resistance
re,lo.i z 300 ohms max
• Low Reverse Transfer Capacitance
C., =: 2.5 pF max
• Guaranteed Switching Limits
td,, t r, td2, tf
MAXIMUM RATINGS (T, = 25"C unlessotherwisenoted)
Characteristic
DrTttll-Source Vo|t;lg¢_
r)r:lh|-G;it p Vr)lt:l_:P
',;;,t{,-S{}ur(,e Voltage
Symbol
VDS
iJu
Rdling
25 Vdc
Vd('
VGS 135 Vd('
Dram Current I D 30 mA(Ic
Power Dissipatiou at T A 25°C PD 300 mW
l)eratc ab,)ve 25°C 1.7 MW/°C
Power Dissipalion at T C = 25°C PD 800 mW
Derate about 25°C 4.56 mw/Oc
Operating Junction Temperature Tj 200 °C
Storage Temperature Tstg -65 to +200 °C
HANDLING CONSIDERATIONS:
Insulated gate field-effect transistors, due to their extremely high input resis-
tance, are Sllbje(:t to potential damap.e by the accumulation of excess static charge.
Io avoid possible damage to the devices while handling, testing, or in actual opera-
hen, the following; procedure should he followed:
[. The leads of the dewces should remain wrapped in the shipping foil except
when being tested or in actual operation to avoid the build-up of static
charge.
2. Avoid unnecessary handling; when handled, the devices should be picked
tip by the can instead of the leads.
3. The device, s should not be inserted or removed from circuits with the power
on as transient voltages nlay cause permanent daruage to the devices.
MOTOROLA Semiconductor Products Inc.
N-CHANNEL
INSULATED GATE
FIELD-EFFECT
TRANSISTOR
AUGUST 1966-- DS 5179
(} 209
I Ili_'°'
[1 :ll[i
h'l_l
I} (I I)F
_i i14,,
i{) /:' F'A[N/_l;I
(_ A SUBSIDIARY OF M()TC)R()LA INr
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_ACTERISTICS
lu f,A, Vt_S OI
I( d;.m,. (url'*,nt
_'l;t4 • 25 v, VDS l))
,,r,, (;:*t,' v,)It;llo' l)l';,i,L t'urr,'Nt
(_I)S Ill V. VGS U) .
ON CHARACTERISTICS
(1 it,, _.urc(, Thrp_hold Volt:h-'
<_'b,'4 I(_ v, tD lo /,A)
'ON ' Dr;fin ( urr,,nt
cy(i_ i(i v. VDS IO V)
Dl-.)m-s,>)lrce "fiN' Yo)t:)ge
(ll) 2 mA, V(L,q 10 v)
SMALL SIGNAL CHARACTERISTICS
I)ram-S,)urve Ih,_istal_ee
VCS - t) V, I D 0, f [ kllz)
Forw,_rd Transfer Admitt;mce
(V)) S I0 V, l D 2 mA, i I kil/)
R(>w>rse l'ransfer Cal_;It'itance
(Vii S U. VGS 0. f _ 140 kllz)
lnpllt Cap;Lt'ilallt, e
(VDs : IOV, VGS- O,t" 140kHz)
Dram-Suhstrato Capadtan('e
(VDIsUB) - I0 V, f : 140 kHz)
SWITCHING CHARACTERISTICS
Turn-On D('I;,v
Rise Time
Ttlrll- Oft Delav
F;dl Time
; 3AL CHARACTERISTICS (T, 25"C unlessotherwise noted)
,nected to source.
- Vflllt)hN s _. \ I, ._ [q
-- I(;S, q _-- , Ill PAd'
__ J
ID 2 mA, VDD = 10 V,
VGS 10 V. RD RS 4.5 k ohms
(."_(. Fi_lre 10; Times Circuit Determuled)
- VGS(TII )
3 ll)(i.l)
VDSh_n)
l
"(is((),,)
2 (Sr_ _
(:t_s
!
Cd(sttl))
/
_ i
t;. 10 tdl
"7. l0 t r
8, 10 td2
9, I0 t t
I O I 5
-1
J--. i I ,(i
-- 3(111
I ooo --
-- 2.5
-- 5.5
4 0I]
i,),,h,,
I)1
IIF
11F
45 ll_
65 IIS
35 _,_
q5 n_
5{]OO
3000
:" 2000
1000
L_ 100
soo
I(){1
700
FIGURE1- FORWARDTRANSFERADMITTANCE
111
l I'
____ VDS [or
f 1 WH/
l_ 25%
I
(I I 02 05
Ii, [)RAIN (:LIRR[N1 (iliA)
t
10 70
Z.3
(.5
FIGURE2 - CAPACITANCE
I
II ;'
I I
C;. (*')Vc,_
-- --t-
I ......
1
l,_ 2,% (; i
-;7;;;--;--71;I,
)4 II)
VIII [fli;l_111)1I:))
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FIGURE3 - TRANSFERCHARACTERISTICS
;X'J TA |25°C,,T.,,II. --
._ T.,, 25 C
¢
/ I
Vos IOV
I I I I I _
_r I 5000
0,1
I 2 3 4 5 6 7 8 9 10 11 12 13 14 15
,, _A Tr P_Mn_r _1_1 t Ar r _lr, I T¢_
2000
o
,.,., 1090
N 500
m
;" 200
3
I00
FIGURE4- DRAIN-SOURCE"ON" RESISTANCE
i
In ( _m__
f I_Hz
i
I
I
I
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The switching characteristics shown above were measured in a test circuit
similar to Figure 10, At the beginning of the switching interval, the gate voltage is
at ground and the gate-source capacitance (C_, : C,,, C,,,) has no charge The
drain voltage is at V_D, and thus the feedback capacitance (C,.t is charged t_
Vnm Similarly, the drain,substrate capacitance (Cdl,_l} tS charged to VOD SinCe
the substrafe and source are connected In ground,
During the turn-on interval, C_, is charged to VGs(the input voltage) through
Rs(generator impedance) (figure 11). C,. must be discharged to V., Vl,l.,,I
through Rs and the parallel combination of the load resistor(Rnl and the channel
resistance r_. In addition, Cah,,_l is discharged to a low value (Vole.i) through go
in parallel with r_,. During turn-o tb s charge ow s reversed. *
Predicting turn-on time proves to be somewhat difficult since the channel
resistance (r,_,) is a tuncUon of the gale source voltage (VGs) AS Cm becomes
char_ed Vss is approaching V,. and r., decreases tsee Figure 4) and stnce C,,,
end _(,_.,) are charged throuRh r_,, turn-on time is quite non linear,
If the charring time of C,_, is short _ompared to that of C,. and C.q,,,_,h then
r.,(which is in parallel with Re) will be low compared In R[_ during the switchine
interval and will largely determine the turn on time On the other hand, during
turn-off rd_ will be almost an open circuit requiring C,. and re(,.,,) to be charred
through Ro and resulting in a turn-off time that is long compared to the turn on
time. This is especially noticeable for the curves where Rs 0 and C,_, is charred
through the pul_P generator impedance only.
The switching curves shown with R_ R_ simulate the switching behawnr
of cascaded stares where the driving source impedance is nnrmally the same as
the load Irnpedan_e The set of curves with R_ 0 simulales a low source im-
pedance drive such as might occur in complementary logic circuits.
FIGUREt1 - SWITCHINGCIRCUITwithIGFETEQUIVALENTMODEL
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GENERAL DESCRIPTION The FI0049 Is a silicon Planar IT (Note l) integrated dual-drain MOS Field Effect
Transistor designed primarily for chopper applications and multiplex or commutator switches. The monolithic
device ral_ De used In various configurations to form series, shunt, eerlsa-shunl choppers and duai-tnpul xwllches.
F_r low-level applications, the zero offset voltage now permits microvolt chopping with a solid-state device.
ABSOLUTE MAXIMUM RATINGS (Note 1)
Maximum Temperatures
.StnrsKe Temperlttt|re
Operating Junction Temperature
Maximum Power Dissipation
Total Dtsstpaiton at 25°C Case Temperature
at 25"C Ambient Temperature
Maximum VoRages and Current
VDS S Drain to Source Voltage
VSD s Source to Drain Voltage
VDG Drain to Gate Voltage
VGS Gate to Source Voltage
VGB Gate to Body Substrata Voltage
t D Drain Current
-65"C to +200"C
-65"C to +175°C
(Note 3) _.7 Watts
(Note 3) 0.60 Watt
-30 Volts
-30 Volts
* 25 Volts
± 25 Volts
-30 to 0 Volts
200 mA
ELECTRICAL CHARACTERISTICS Single
25"C Free Air Temperature unless otherwise noted) Device
Paralleled
Device
O
cY
C)
Z
Z
0
-,1
0
Z
m
0
;10
N
N
0
0
Z
¢
0
m
Svi_it)ol Characteristic Min. Typ. Max, MIn. Typ. Max. Unlta ,.¢,. , r,^.a, ,_..
IDS S Drah_ Leakage Current 1.0 nA VGS = 0 VDS = -20 V
ISD S Source Leakage Current 1.0 nA VDG = 0 VSD = -20 V
BVDs S Drain Breakdown Voltage -30 -50 -30 -50 Volts VGS = 0 ID = 1.0 #A
BVsD S Source Breakdown Voltage -30 -50 -30 -50 Volts VGD = 0 IS = 1.0 ILA
ID(On) Drain On Current 10 50 20 100 mA VDS = -20V VGS = -15 V
RGS Gate Resistance 1013 l015 1013 Ohms VGS = VGD _ -15 V
VGS Gate Threshold Voltage -3.0 -6.0 -3.0 -6.0 Volts VDG = 0 I D = 10 #A
r o Dynamic "ON" Resistance (I=LOKc) ."70 500 135 250 Ohms VDS = 0 VGS = -t5 V
gm(Yfs) ForwardTransadmittance(f=l.0Kc) 2000 4000 pmhos VDS = -20VVGs = -15 V
r d Dynamic Drain Resistance(f=l.0Kc) 125 70 Kohms VDS = -20VVGs = -15 V
Cis s Input Capacity {f = 1.0 Mc) 5.0 10 pf VDS = -20VVGs = -15 V
Cdg Drain to Gate Capacity (f = 1.0 Mc) 0.7 1.2 pf VDS = -20VVGs = -15 V
NOTES: Copyright 1965 by Fairchild Semiconductor, a division of Fairchild Camera and Instrument Corporation
(I) PI,ANAI_ lI I_ th,' plot•e_ whh'h pr,.w.n(_ ion nlil..l'alio_ in i)lan;ir oxldPa under Ihe, IlffhlCnce_ of ht.avv ((,.g., 2 x 10 G v_lfq/crni ,.l(,('t ri(' fields•
_ "fh,'_, _.ttll_t:_ at,' lll]t_ttr_ vahl*._ a_x_v(' whh'h the' _(,l'_h',':lbiillv _l ;lily hldtV]c_u:l] _lOtTlh'rlndu_'t,_r d_,vh'o In;IV b(, h_lp;llr,.d.
t.l_ l'lu _,, itH_v_ t'l_ ' ,i maximu,u lulwli,., t,'l_q_,'l'ahH'v ,,[ 1'15 (? :rod Ilm¢'li-I* f_ c:_,, Ih,'lrn;d r_,_lsi:,ll_'r • _}[ Htl.2 C,W;dt (d_'r:lil.l: I;,rh)l ,,f I 1,3 nlW ¢:) jHr,_ H,._ _,,
.,o,,, m Ih,,r,,,;,[ x'.'_.,h.,',. ,,I 25O t" w,u I_ ," • i n r : , ,,1 ,,i 4.¢1 mW C).
L tHIS 13A'rp. _$HE[_'r It',t?bITtFtE_A |'ARTIC.I.h,_.H IdI_(fRA]'PIC/ D'_ f t, (_r- F,E,MJ- ,;_ ,"f :: " '_
' CDNOUCTOR PROD! JCT, i _..IE. T'/I_ NtJM[ff R riND :PRE M NARY '.•PEt'tFI(:&/_' ,_:::, AI,I ;._"_'., ...... : .,_,,,= ', .... ,.--_ .
_i!i' SUBJECT 30 CFIAN(;I:. NO OB'LiQATI()N5 AN_:: AS'SUMEI') )OR NO'ltt.,;l. :)t C:_,_,r:[..L l'"-,P""t,._ _-'._ '_ ....... , '- :: .... '_-;_" t
_i:'!': "OR:FUT'UR'E:M_NUFACTUR_ OF:THE PI'tODUCT__IINLLS._ OqItLRWISr.A_!_ANGED, ._._ :.,',_ : : ;,._:_:_J ". i ",': :.'.
MANUFACTURED UNDER ONE OR MORE OF THE FOLLOWING U. S. PATENTS: 2981877. 3025589, 3064167, 3108359. 31172GO OTHER PATENTS PENDtt4G
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Lti "s y th" lay r eleetrod,
nd high-leakage resista : charge:
he dielectric. IAll six leads should be in contact with each other.
Grasp the test chassis prior to insertion of the device into any circuit or test equipment. Additional
precautions should be taken to ground all soldering iron tips, etc.
Ill
TYPICAL ELECTRICAL CHARACTERISTICS I
DYNAMIC ON RESISTANCE DRAIN TO SOURCE OFF
LOW VOLTAGE VERSUS GATE TO SOURCE RESISTANCE VERSUS
DRAIN CHARACTERSTICS VOLTAGE . CASE TEMPERATURE •
ro _ " _ m [ yes.o II
- - • I°l° I ...........
oL!J J[ .!. I
o 0,_ o,_ 0,12 o.16 o.2 _ -6.0 - + • - - 4 5 -
VD$ - DRAINIOSOURC[ VOLTAGE - VNLTS VGS - GATE VOLTAGL + VOLT', l C - CASE TEMPERAIUR[ - "C
LOW LEVEL SERIES HI LEVEL MULTIPLEX ANALOG
SHUNT CHOPPER TWO CHANNEL SWITCH •
[IN B [0 i'---'_ +V II
+-+' W.° I_-t..P.___T -
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GATE TRANSFIrR GATE RESISTANCE VERSUS
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FAIRCHILD TRANSISTOR F10049 "_ ' :+_'+"+= ..... "
HANDLING INSTRUCTIONS
This is an insulated gate device wherein the insulation i a very hin ayer of glass (St 02) between the control (gate) ctrode
and the area beneath. Due to low capacity (Cgsi and high-leakage resistance (RGs) of the gate, slight electrostatic charges
can result in large voltages capable of damaging the dielectric.
Storage:
Testing:
0.2_ -_ ._
< __-'L' _ ' _ ,+_ ....
• O,l_ -14v ,_'
l_2,..+c,
DYNAMIC DRAIN RESISTANCE
VERSUS
GATE TO SOURCEVOLTAGE
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mK ......... 1
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::Lo I .!ot-_-"+..-_o
VGS - GATE VOLIAC{ - VOLTS
FORWARD TRANSADMITTANCE
VERSUS
GATE TO SOURCE VOLTAGE
Vc_ - CAYl VOLIAGt - VOtlS
AMPLIFICATION FACTOR
VERSUS
GATE TO SOURCE VOLTAGE
_A • ;'( _+ " '_t,l
+ _X,s,!,
'!! "
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_.0 _.
1"_.o Io 15 7O
VG5 G All VOITAGI voL 1"_
Fairchild cannot assume responsibility for use of any circuitry described. No circuit patent licel_ses are implied
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• ZEROOFF-SETVOLTAGE
• HIGHFIGUREOFMERIT-- Y,./C,. = 600pmhos/pF TYPICAL
• LOWON-RESISTANCE--rd,(.)= 250 fz Max.
• HIGHY,,-- 2500 #mhosMIn. @ 25°C
-- 1750 #robesMIn. @ lO0°C
• LOWLEAKAGE-- IGin= 2.5 pA Max.
-- Im_= 1.0nAMax.
ABSOLUTEMAXIMUMRATINGS(Note 1)
MaximumTemperatures
Storage Temperature
Operating JunctionTemperature
LeadTemperature(Soldering,lO s time limit)
Total Dissipationat 25% CaseTemperature(Note 2)
at 25°C Ambient Temperature(Note 2)
MaximumVoltaGesandCurrents
Vo_ Drain to SourceVoltage
Vsos Sourceto DrainVoltage
V_o Gateto Drain Voltage
V_s Gateto Source Voltage
V_ Gateto Body(Substrate)Voltage
Io DrainCurrent
-65°C to +20O°C
-65°C to +175%
+ 260°C Maximum
1.7 Watts
0.6 Watt
- 30Volts
-30 Volts
± 25 Volts
±25 Volts
- 30 to 0 Volts
200 mA
ELECTRICALCHARACTERISTICS(25°C FreeAirTemperatureUnlessOtherwiseNoted)
0
C
,-P
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2N4066 2N4067
SYMBOL CHARACTERISTIC MIN. TYP. MAX. MIN. TYP. MAX. UNITS TESTCONDITIONS
BVo. Drain to Source BreakdownVoltage -30 -30 Volts Io = lO _,A V_s=' O
BVsos* Sourceto DrainBreakdownVoltage -30 -30 Volts Is = 1O_A V_o = O,V,o = O
I_ss Zero-GateVoltaGeDrainCurrent 0,05 1.O 0.05 1.0 nA Vos= -15 V V_s= 0
Isos* Zero-GateVoltageSource Current 0.07 1.O 0.07 l.O nA Vso= - 15 V V_o = O,V,o = 0
I_m GateForwardLeakaGeCurrent 0.l 2.5 O.t 2.5 pA V_s= -25 V Vos= 0
V_sl,_} Gate-SourceThresholdVoltage -3.0 -4.5 -6.0 -3.0 -4.5 -6.0 Volts Vos= -15 V Io = IO_A
Io¢_ "ON" DrainCurrent 10 22 50 10 22 50 mA Vos= - 15V V_s= - 15 V
r,,i._ DrainSource"ON" Resistance (Single) 300 500 125 250 Ohms Vss= -15V Io = 0
(f = 1.0kHz) (Paralleled) 150 250 75 125 Ohms
Y,, ForwardTrnnsadmlttanne (Single) 1500 2300 2500 3100 pmhos Vos= -15V V_s= -15 V
(f = 1.0kHz) (Paralleled) 3000 4600 5000 6200 pmhos
* Body(substrate)connectedto Drain.
Body(substrate)connectedto Source for all other parameters.
I
I
I
I
NOTES..
(I) These ratings are limiting values abovewhichthe serviceabilityof anyindividualsemiconductordevicemay be impaired.
(2) These ratings give n maximumjunctiontemperatureof 175°C and junction-to-casethermalresistanceof 88°C/Watt derat ng factor of ]1.3 roW/%)-
- o o
unction-to-arabent thermal res stance of 250 C/Watt deratnG factor of 4.0 roW/ C). Th s s the total a owabe power dtss=patmnfor both sides.
COPYRIGHT FAIRCHILD SEMICONDUCTOR, 1966 • PRINTED IN U.S.A. 2320-024-26 30M
MANUFACTURED UNDER ONE OR MORE OF T_HE FOLLOWING U. SZ PATENTS: 2981877,..3_0_255=89, 3064167, 3108359, 3117260. OTHER PATENTS PENDING
B-25
NAS8-20594-FR
FAIRCHILD TRANSISTORS 2N4066 • 2N4067
ELECTRICAL CHARACTERISTICS (25°C Free Air Temperature Unless Otherwise Noted)
2N4066 2N4067
SYMBOL CHARACTERISTIC MIN. TYP. MAX. MIN. TYP. MAX. UNITS TEST CONDITIONS
Y,,(IOOOC) Forward Transadmittance lOO0 1gOD 1750 2500 _,mhos VDs= -15V
(f = 1.0 kHz)
Yo, Output Admittance (f = 1.O kHz) 120 300 120 300 pmhos Yos = - 15 V
C,,, Input Capacitance (f = 1.0 MHz) (Single) 5.5 7.0 5.5 7.0 pF Vos = - 15 V
(Paralleled) ll 14 11 14 pF
C,. Reverse Transfer-Capacitance (Single) 0.8 1.5 0.8 1.5 pF Vm = 0
(f = i.0 MHz) (Paralleled) 1.6 3.0 1.6 3.0 pF
Ioss(150%) Zero-Gate Voltage Drain Current 0.2 2.0 0.2 2.0 ._A Vos = -15 V
Isos(150°C) Zero-Gate Voltage Source Current 0.5 2.0 0.5 2.0 #A V_o = - 15 V
C,b Source to Body Capacity (f = 1.0 MHz)" 3.0 5.0 3.0 5.0 pF Vo, = -15 V
Cd= Drain to Body Capacity (f = 1,0 MHz) 3.0 5.0 3.0 5.0 pF V_, = - 15 V
t, Dilly Time 12 20 12 20 ns
t, Rise Time 18 30 16 30 ns
t.. Turn Off Time 40 50 40 50 ns
I
I
I
VGs = -15V
Vc-,s= - 15 V
Vc.s = - 15 Y
Vc.s = 0
VG_ = 0
V_o=O.V,o=O
V_s = O, 6 = 0
V,_= O, Is= 0
Voo = -15V 6,o., = lOmA
V.$1.) = -15V. RL = RG = 1.4 Kt!
V_ = -15V Io,.,_ = lOmA
V_sc.) - 15 V, RL = RG = 1.4 KIZ
Voo= -]5V Iol,) = lOmA
V_s,._ -15V, RL = R_ = 1.4 Kit
I
I
I
I
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TYPICAL ELECTRICAL CHARACTERISTICS
LOW VOLTAGE DRAIN 2N4066 LOW VOLTAGE DRAIN
CHARACTERISTICS CHARACTERISTICS
,. '.,_;c -_,_l_ _ I
_/,r/,/__/
_._1 - -
VG$. -6._
-0.0_ -o.ol -O.lZ -o.1_ -o.2O 0 -o._ -o,ol -o 1_ -0.16 -O,ZO
vO$ - DIAl N - SOURCEVOLTAGE - VOLTS Vo$ - ORAl N * lotmc[ VOLTAG[ - VOLTS
2N4067
LOW VOLTAGE DRAIN
CHARACTERISTICS
A. t/l//l ,;'_"<
," I
/L'// /_
I//v /
_///
_///
o -o04 -o.oz -o.17 -_16 o_
Vo$ DRAI N- SOURCE VOLTAGE - voL1$
LOW VOLTAGE DRAIN
CHARACTERISTICS
0 -0._ -0.o_ -o,1_ -oI_, -o.m
VD$ - DRAIN-SOURCE VOLTAGE -VOLTS
2N4066 "2N4067
DRAIN-BODY AND SOURCE-BODY
LEAKAGE CURRENT VERSUS
AMBIENT TEMPERATURE
rA - A_lilm T_MIIIATUI[ -"C
DRAIN-BODY AND SOURCE-BODY
LEAKAGE CURRENT VERSUS
REVERSE BIAS VOLTAGE
...... i
.......t¸ iI
-50 -17 il -74 )0
R[VUI9{ lilA$yOL TAG[ - VOLTS
B-26
DRAIN-SOURCE ON RESISTANCE
VERSUS GATE-SOURCE VOLTAGE I
X yes -I
l. IK(
,\%
,,x.x
VG$ - GAll - Souse[ VOLIA_ - VOH$
DRAIN-SOURCE ON RESISTANCE
VERSUS GATE-SOURCE VOLTAGE
_o -70 90 .)l II 1_ 17 19
VG$ -C,AIE -50URCE VOLIAGI VOIle
DRAIN-BODY AND SOURCE-BODY
CAPACITY VERSUS REVERSE
BIAS VOLTAGE
I
L
.... + .....
t- [
5 n io I'_ ,_1 ,-,
I_lVlR_i BI&'_VOLTAGI VOII_
I
I
I
I
I
I
I
I
I
I
II
I
!
I
I
I
I
!
I
I
I
i
!
I
I
I
I
i
FAIRCHILD TRANSISTORS 2N4066 • 2N4067__
DRAIN CHARACTERISTICS
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TYPICAL ELECTRICALCHARACTERISTICS
2N4066
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FAIRCHILD TRANSISTORS 2N4066 • 2N4067
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SWITCHING CHARACTERISTICS
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HANDLINGINSTRUCTIONS
This is an insulatedgate devicewhereinthe insulationis a verythin layer of glass (SiO,)between the control (gate) electrode and the area beneath.Due to low
capacity (Cg,)and high-leakage resistance (RGs)of the gate, slight electrostatic charges can result in large voltagescapable of (;arnagingthe dielectric.
Storage: All sixleadsshouldbe incontactwith eachother.
Testing: Graspthe testchassisprior to insertionof the deviceinto anycircuit or test equipment.
Additionalprecautionsshouldbe takento groundall solderingirontips, etc.
Fa,rrchild. c_...... t assu_m.e responsibility_for, use' o! an_y c!rc_tJitry clescribed.. No_.pirc?it patent [!c_ense ...... plied
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RCA-3N128 (formerly Dev. Ne.TA2840) is an
N-channel, depletion-type silicon insulated-gate field-
t'ffect (MOS*) transistor for VIIF amplifiers and oscil-
lators in commercial and industrial applications. The
3N128 is also extremely well suited for use in low-
frequency amplifier applications requiring a transistor
having high power gain and very high input impedance.
Because of its improved transfer characteristic
the 3N128 provides substantially better cross-modula-
tion performance in linear-amplifier applications than
do conventional (bipolar) transistors
The insulated gate of the 3N128 is offset towards
the source -- a feature which provides extremely low
feedback capacitance (0.13 pF typ.). The 3N128 is
hermetically sealed in a 4-lead metal package.
Application data for RCA-3N128, including biasing
requirements, basic circuit configurations, selection of
optimum operating point, and methods of automatic gain
control are given in RCA Application Note AN-3193,
"Application Considerations for the RCA-3N128 VHF
MOS Field-Effect Transistor'.
*Metal-Oxide-Semiconductor.
Maximum Ratings, Absolute-Maximum Values:
DRAIN-TO-SOURCE VOLTAGE, VDS ..... +20 max. V
GATE-TO-SOURCE VOLTAGE, VGS:
CONTINUOUS ................... 0, -8 max. V
INSTANTANEOUS ................. ± 15 max. V
I)RAIN CURRENT, ID .............. Limited by power
dissipation
TRANSISTOR I)ISS[PATION, PT:
At Ambient Temperatures up to 100°C .... 100 max. mW
AMBIENT-TEMPERATURE RANGE:
Storage ........................ -_5 to + 12.5 °C
()perating ...................... -65 to + 100 °C
LEAD TEMPERATURE (During Soldering):
At distances not closer than 1/32 inch to
seating surface for 10 seconds maximum . . 265 max. °C
SILICONMOSTRANSISTOR-
N-ChannelDepletionType
ForAmplifierand
OscillatorApplicationsin
CommercialandIndustrial
VHFCommunicationsEquipment
Operatingupto 250 MHz
Features:
• High input resistance -
r_ = 10 TM _ typ.
la.) .,
• low gate leakage current -
IGS S :0.1 pA typ.
• Low feedback capacitance -
Cra a =0.13 pF typ.
• High forward transconductance-
gfs - 7300 Hmho typ.
• High vhf power gain -
Gps = 18 dB typ. at 200 MHz
• Low vhf noise figure -
HF _ 4 dB typ. at 200 MHz
• Exceptionally good cross-modulation characteristics
Information furnished by RCA is believed to be accurate and re-
liable. However, no responsibility is assumed by RCA for its use;
nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by
implication or otherwise under any patent or patent riKhts of RCA
RADIO CORPORATION OF AMERICA
ELECTRONIC COMPONENTS AND DEVICES, HARRISON, N.J.
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4 ......... _42A"
-9pF I 2 NOTS[ 2OOMH1 2OO- SO MHI 30 MH| IF NOISEFIGURE
IO00pF * SPa Fig. I t'or (fir( ult.
_ _'I.U
-14V +16V
12CS-ISlITRI
L 1 =4-1/2 turns #20 AWG wire I 3/16" dia.,
approx. 1/2"long, tapped 1 turn from ground end.
L 2 = 3-1/2 turns #20 AWG wire, 3/8"dia.,
approx. ]/2" long,
• Leadless-type disc capacitor.
• Neutra[ization fixed for o Transistor having o
Typical value of Crss (0.13 pF)
Fig. l - Test Circuit used to Measure 200-MHI Power
Gain and Noise Figure.
Fig.2 - Noise-Figure Measurement Setup.
ELECTRICAL CHARACTERISTICS: (At T A = 25°C)
Measured with Substrate Connected to Source Unless Otherwise Specified.
CHARACTERISTIC SYMBOL CONDITIONS
Forward Transconductance
Gate Leakage Current
Small-Signal Short-Circuit Input Capacitance
Small-Signal Short-Circuit
Reverse Transfer Capacitance*
Small-Signal, Short-Circuit Output Capacitance
Gate Leakage Resistance
Drain-to-Source Channel Resistance
Pinch-Off Voltage
Zero-Bias Drain Current**
Power Gain (see Fig.l)
Noise Figure (see Figs.1 & 2)
LIMITS
UNITS
MIn. Typ. Max.
VDS = 15 V, VGS = 0, f = 1 kHz 10,000 p.mho
gfs VDS = 15 V, ID = 5 mA, f = 1 kHz 5000 7300 12,000 /_mho
IGS S VDS = 0, VGS = -8 V 0.1 50 pA
Cis s VDS = 15 V, ID = 5 mA, f = 0.1 to 1 MHz 5.8 pF
Crs s VDS = 15 V, I D = 5 mA, f = 0.1 to 1 MHz 0.13 0.2 pF
Cos s VDS = 15 V, I D = 5 mA, f = 0.1 to I MHz 1.4 pF
rGS VDS = 0, VGS = -8 V 1014 O
rds VDS = 0, VGS = 0, f = 1 kHz 200 _)
Vp ID = 50 ;_A, VDS = 15 V -3.5 -8 V
IDS S VDS = 15 V, VGS = 0 5 15 30 mA
GPS VDS = 15 V, IO = 5 mA, f = 200 MHz 14.5 18 dB
NF VDS = 15 V, ID = 5 mA, f = 200 MHz 4 5 dB
*Three-Terminal Measurement: Source Returned to Guard Terminal. **Pulse Test: Pulse Duration 20 ms maxJ Duty Factor --< 0.15.
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3N128
HANDLING AND OPERATING CONSIDERATIONS
CAUTION
RCA-3N128, like conventional (i)ipolar) high-
frequency silicon transistors, is susceptible to the
detrimental effects of high-potential electrostatic dis-
charges applied to its input terminals.
The polystyreue insulating sin)w, C()lmn()lily IJ_,i(_d
[Is U conveuieut carrying trliy for somicon(lll(.t¢)r devices,
tun ucquire high static charges and should not be used
unless it has been specially treated to make it electri-
cally conductive (R _> l0 kl_/in3).
To avoid the possibility of subjecting these de-
vices to high ac voltages that may be present on the
tips of soldering irons, some means for grounding these
tips should be provided.
RCA 3N128 should never be inserted iu or rcn:ov(,d
from circuits with the power on because transient wilt-
ages may permanently damage the device. AC-operah,d
power supplies for the 3N128 should ulso have i)rovi._ion
fi)r SUl)pres._ion of trnnnit, nts during t.tlrli-on IiIl(I luru-,dl'.
If mlcli mil>lirt,vi,-li¢)n i...,in<)t l)r.lvid.,d, lh(, f.lh+wi.i4 l)rli--
cedure mhouhl I., ui-it;d hl .llplying l)<)w(+rh) lh(, _IN12H.
]- Before inserting the :+NI21_ in the (+qllil)nlel+l
turn ac line switch on and reduce the dc output of th(,
power supply to zero.
2 - Insert the 3N128.
3- Increase the dc supply voltage to the desired
value.
This procedure should be reversed when the 3N128
is taken out of the equipment.
::::::
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TYPICAL CHARACTERISTICS
SOURCE AND SUBSTRATE GROUNDED. ,t L_
I AMBIENT TEMPERATURE (TA) • 25"C I _ .
__DRAIN-TO-SOURCE VOLTS (Vos) " +15
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< ',!il, Ill I/ II_
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GATE-TO-SOURCE VOLTS {VGS)
liI_C S- 14000
Fig.3 - Drain Current vs GaPe-to.Source Voltage.
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Fig.4 - Drain Current vs Drain-to.Source Voltage.
SOURCE ANO SUBSTRATE GROUNDED, tHt
AMBIENT TEMPERATURE (T A) • 25"C
FREQUENCY if) • I kHz ill!
I ..... F_ DRAIN-TO-SOURCE VOLTS (Vos) • +15 _ .... ,+i
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DRAIN MILLIAMPERES (T D)
92C5-_4092
Fig.5 - I.kHz Forward Transconductonce
vs Drain Current.
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3N 128
TYPICAL 200-MHz COMMON-SOURCE ADMITTANCE (Y)
COMPONENTS vs DRAIN CURRENT
Fig.6 . Input Admittance (Yis) Components.
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_- • !!:: COMMON-SOURI'r IIR(,UIT ' i .
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Fig. 7 - Forward Transadmittance ( Yfs) Components.
Fig.8 - Reverse Transadmittance ( Yrs) Components.
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Fig.9 - Output Admittance (Yos) Components.
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Fig. 10 - Input Admittance ( Yis) Components.
Fig. 11 - Forward T ransadmittance ( Y fs) Components.
COMB -SOURCE CIRCUIT. /
SOURCE AND SUBSTRATE GROUNDED t t I II
IAMBIENT TEMPERATURE (TA) " 25=C H-ItJ
;_ O-_'DRAIN-'CSOuRcrvoL;S'Vu_'='I_I__III'__]
=0" I_tl , llllllllllllll ,'3_,kL _÷,_-_,,,_,]
0 200 400 600 800
FREQUENCY (f)--MHz 92CS-14099
Fig. 12 - Reverse Transadmittance ( Yrs) Components.
I_ o,
_OMMON - SOURCE CIRCUIT.
SOURCE AND SUBSTRATE GROUNDED.
AMBIENT TEMPERATURE (TA) " 25"C
DRAIN-TO-SOURCE VOLTS (VDs) • +15
DRAIN MILLIAMPERES (Io) : 5
I0
FREQUENCY (f)-- MHz
I00 I000
92CS 14096
Fig. 13 - Output Admittance (Y os) Components.
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DIMENSIONAL OUTLINE
__ .240 F
.220 DIA
MIN.
90" e_°
45"
.046 _ _ ,048
.036 .028
92C$-12916
Dimensions in Inches
TERMINAL DIAGRAM
I - Drain
2 - Soorce
3 - Insulated Gate
4 - Bulk (Substrate)
and Case
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